electronics/fpgna
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Transistor stuff

Browse Source
This commit is contained in:
Markus Koch 2016-02-16 08:40:15 +01:00
parent 5703824651
commit 8675a96e87
1 changed files with 40 additions and 51 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

91
power.sch
View File

@ -1275,33 +1275,9 @@ Wire Wire Line
2100 1450 2100 1400
Wire Wire Line
2050 1200 2850 1200
$Comp
L C C?
U 1 1 56C2DA28
P 2850 1600
F 0 "C?" H 2875 1700 50 0000 L CNN
F 1 "100n" H 2875 1500 50 0000 L CNN
F 2 "" H 2888 1450 30 0000 C CNN
F 3 "" H 2850 1600 60 0000 C CNN
1 2850 1600
1 0 0 -1
$EndComp
Wire Wire Line
2850 1200 2850 1450
$Comp
L GNDD #PWR?
U 1 1 56C2DC92
P 2850 1950
F 0 "#PWR?" H 2850 1700 50 0001 C CNN
F 1 "GNDD" H 2850 1800 50 0000 C CNN
F 2 "" H 2850 1950 60 0000 C CNN
F 3 "" H 2850 1950 60 0000 C CNN
1 2850 1950
1 0 0 -1
$EndComp
Wire Wire Line
2850 1950 2850 1750
$Comp
L INDUCTOR L?
U 1 1 56C2DF1B
P 2500 1400
@ -1312,35 +1288,31 @@ F 3 "" H 2500 1400 60 0000 C CNN
1 2500 1400
0 -1 -1 0
$EndComp
Wire Wire Line
2800 1400 3100 1400
Connection ~ 2850 1400
$Comp
L CP C?
U 1 1 56C2E260
P 3100 1600
F 0 "C?" H 3218 1646 50 0000 L CNN
F 1 "220u" H 3218 1554 50 0000 L CNN
F 2 "" H 3138 1450 50 0000 C CNN
F 3 "" H 3100 1600 50 0000 C CNN
1 3100 1600
P 2850 1600
F 0 "C?" H 2968 1646 50 0000 L CNN
F 1 "220u" H 2968 1554 50 0000 L CNN
F 2 "" H 2888 1450 50 0000 C CNN
F 3 "" H 2850 1600 50 0000 C CNN
1 2850 1600
1 0 0 -1
$EndComp
Wire Wire Line
3100 1400 3100 1450
$Comp
L GNDD #PWR?
U 1 1 56C2E498
P 3100 1950
F 0 "#PWR?" H 3100 1700 50 0001 C CNN
F 1 "GNDD" H 3100 1800 50 0000 C CNN
F 2 "" H 3100 1950 60 0000 C CNN
F 3 "" H 3100 1950 60 0000 C CNN
1 3100 1950
P 2850 1950
F 0 "#PWR?" H 2850 1700 50 0001 C CNN
F 1 "GNDD" H 2850 1800 50 0000 C CNN
F 2 "" H 2850 1950 60 0000 C CNN
F 3 "" H 2850 1950 60 0000 C CNN
1 2850 1950
1 0 0 -1
$EndComp
Wire Wire Line
3100 1950 3100 1750
2850 1950 2850 1750
$Comp
L CP C?
U 1 1 56C2EA4B
@ -1377,17 +1349,14 @@ Wire Wire Line
$Comp
L VSTM33 #PWR?
U 1 1 56C326BF
P 3000 1150
F 0 "#PWR?" H 3000 1000 50 0001 C CNN
F 1 "VSTM33" H 3000 1290 50 0000 C CNN
F 2 "" H 3000 1150 50 0000 C CNN
F 3 "" H 3000 1150 50 0000 C CNN
1 3000 1150
P 2950 1150
F 0 "#PWR?" H 2950 1000 50 0001 C CNN
F 1 "VSTM33" H 2950 1290 50 0000 C CNN
F 2 "" H 2950 1150 50 0000 C CNN
F 3 "" H 2950 1150 50 0000 C CNN
1 2950 1150
1 0 0 -1
$EndComp
Wire Wire Line
3000 1150 3000 1400
Connection ~ 3000 1400
$Comp
L VFPGA33 #PWR?
U 1 1 56C350CF
@ -1404,7 +1373,7 @@ L Q_PMOS_DGS Q?
U 1 1 56C35C12
P 1350 2800
F 0 "Q?" V 1682 2800 50 0000 C CNN
F 1 "Q_PMOS_DGS" V 1590 2800 50 0000 C CNN
F 1 "3.3LogicLv-1A" V 1590 2800 50 0000 C CNN
F 2 "" H 1550 2900 50 0000 C CNN
F 3 "" H 1350 2800 50 0000 C CNN
1 1350 2800
@ -1461,4 +1430,24 @@ Wire Wire Line
Connection ~ 1350 3050
Text HLabel 1650 3050 2 60 Input ~ 0
FPGA_ENABLE_N
Wire Wire Line
2800 1400 2950 1400
Wire Wire Line
2950 1400 2950 1150
Wire Notes Line
8800 1400 9150 1400
Wire Notes Line
9150 1400 9150 1200
Wire Notes Line
9150 1200 9800 1200
Wire Notes Line
9800 1200 9800 1650
Wire Notes Line
9800 1650 11150 1650
Wire Notes Line
11150 1650 11150 2100
Wire Notes Line
11150 2100 8800 2100
Wire Notes Line
8800 2100 8800 1400
$EndSCHEMATC