Improve power supply filtering

Update to schematic and layout:
* Add two 10u caps on output of regulator
* Change 1u cap on input of regulator to 10u
master
Markus Koch 2017-11-24 21:10:58 +01:00
parent 07944dc1ed
commit 73676337a6
5 changed files with 699 additions and 561 deletions

View File

@ -39,7 +39,7 @@ encoding utf-8
Sheet 4 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Rev "02"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"

151
power.sch
View File

@ -39,7 +39,7 @@ encoding utf-8
Sheet 2 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Rev "02"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"
@ -49,78 +49,78 @@ $EndDescr
$Comp
L AP1117-33 U1
U 1 1 59CE0B45
P 1750 1200
F 0 "U1" H 1750 1442 50 0000 C CNN
F 1 "AP1117-33" H 1750 1351 50 0000 C CNN
F 2 "TO_SOT_Packages_SMD:SOT-223-3Lead_TabPin2" H 1750 1400 50 0001 C CNN
F 3 "" H 1850 950 50 0001 C CNN
1 1750 1200
P 1750 1150
F 0 "U1" H 1750 1392 50 0000 C CNN
F 1 "AP1117-33" H 1750 1301 50 0000 C CNN
F 2 "TO_SOT_Packages_SMD:SOT-223-3Lead_TabPin2" H 1750 1350 50 0001 C CNN
F 3 "" H 1850 900 50 0001 C CNN
1 1750 1150
1 0 0 -1
$EndComp
$Comp
L C_Small C6
U 1 1 59CE0D8D
P 1300 1400
F 0 "C6" H 1392 1446 50 0000 L CNN
F 1 "100n" H 1392 1355 50 0000 L CNN
F 2 "Capacitors_SMD:C_0603" H 1300 1400 50 0001 C CNN
F 3 "" H 1300 1400 50 0001 C CNN
1 1300 1400
P 1300 1350
F 0 "C6" H 1392 1396 50 0000 L CNN
F 1 "100n" H 1392 1305 50 0000 L CNN
F 2 "Capacitors_SMD:C_0603" H 1300 1350 50 0001 C CNN
F 3 "" H 1300 1350 50 0001 C CNN
1 1300 1350
1 0 0 -1
$EndComp
$Comp
L CP_Small C5
U 1 1 59CE0E72
P 1100 1400
F 0 "C5" H 1187 1446 50 0000 L CNN
F 1 "1u" H 1187 1355 50 0000 L CNN
F 2 "Capacitors_SMD:C_0805" H 1100 1400 50 0001 C CNN
F 3 "" H 1100 1400 50 0001 C CNN
1 1100 1400
P 1100 1350
F 0 "C5" H 1187 1396 50 0000 L CNN
F 1 "10u" H 1187 1305 50 0000 L CNN
F 2 "Capacitors_SMD:C_0805" H 1100 1350 50 0001 C CNN
F 3 "" H 1100 1350 50 0001 C CNN
1 1100 1350
-1 0 0 -1
$EndComp
$Comp
L C_Small C7
U 1 1 59CE1081
P 2200 1400
F 0 "C7" H 2108 1354 50 0000 R CNN
F 1 "100n" H 2108 1445 50 0000 R CNN
F 2 "Capacitors_SMD:C_0603" H 2200 1400 50 0001 C CNN
F 3 "" H 2200 1400 50 0001 C CNN
1 2200 1400
P 2200 1350
F 0 "C7" H 2108 1304 50 0000 R CNN
F 1 "100n" H 2108 1395 50 0000 R CNN
F 2 "Capacitors_SMD:C_0603" H 2200 1350 50 0001 C CNN
F 3 "" H 2200 1350 50 0001 C CNN
1 2200 1350
1 0 0 1
$EndComp
$Comp
L GND #PWR05
U 1 1 59CE11F3
P 1750 1700
F 0 "#PWR05" H 1750 1450 50 0001 C CNN
F 1 "GND" H 1755 1527 50 0000 C CNN
F 2 "" H 1750 1700 50 0001 C CNN
F 3 "" H 1750 1700 50 0001 C CNN
1 1750 1700
P 1750 1650
F 0 "#PWR05" H 1750 1400 50 0001 C CNN
F 1 "GND" H 1755 1477 50 0000 C CNN
F 2 "" H 1750 1650 50 0001 C CNN
F 3 "" H 1750 1650 50 0001 C CNN
1 1750 1650
1 0 0 -1
$EndComp
$Comp
L +3V3 #PWR02
U 1 1 59CE142B
P 2200 1100
F 0 "#PWR02" H 2200 950 50 0001 C CNN
F 1 "+3V3" H 2215 1273 50 0000 C CNN
F 2 "" H 2200 1100 50 0001 C CNN
F 3 "" H 2200 1100 50 0001 C CNN
1 2200 1100
P 2400 1050
F 0 "#PWR02" H 2400 900 50 0001 C CNN
F 1 "+3V3" H 2415 1223 50 0000 C CNN
F 2 "" H 2400 1050 50 0001 C CNN
F 3 "" H 2400 1050 50 0001 C CNN
1 2400 1050
1 0 0 -1
$EndComp
$Comp
L VBUS #PWR03
U 1 1 59CE157B
P 1200 1150
F 0 "#PWR03" H 1200 1000 50 0001 C CNN
F 1 "VBUS" H 1215 1323 50 0000 C CNN
F 2 "" H 1200 1150 50 0001 C CNN
F 3 "" H 1200 1150 50 0001 C CNN
1 1200 1150
P 1200 1100
F 0 "#PWR03" H 1200 950 50 0001 C CNN
F 1 "VBUS" H 1215 1273 50 0000 C CNN
F 2 "" H 1200 1100 50 0001 C CNN
F 3 "" H 1200 1100 50 0001 C CNN
1 1200 1100
1 0 0 -1
$EndComp
$Comp
@ -201,30 +201,28 @@ F 3 "" H 4500 1350 50 0001 C CNN
1 0 0 1
$EndComp
Wire Wire Line
1100 1300 1300 1300
1100 1250 1300 1250
Wire Wire Line
1100 1500 1300 1500
1100 1450 1300 1450
Wire Wire Line
1200 1150 1200 1300
Connection ~ 1200 1300
1200 1100 1200 1250
Connection ~ 1200 1250
Wire Wire Line
1200 1500 1200 1600
1200 1450 1200 1550
Wire Wire Line
1200 1600 2200 1600
1200 1550 2600 1550
Wire Wire Line
1750 1500 1750 1700
Connection ~ 1200 1500
1750 1450 1750 1650
Connection ~ 1200 1450
Wire Wire Line
2200 1100 2200 1300
2050 1150 2600 1150
Wire Wire Line
2200 1200 2050 1200
2200 1550 2200 1450
Connection ~ 1750 1550
Connection ~ 2200 1150
Wire Wire Line
2200 1600 2200 1500
Connection ~ 1750 1600
Connection ~ 2200 1200
Wire Wire Line
1200 1200 1450 1200
Connection ~ 1200 1200
1200 1150 1450 1150
Connection ~ 1200 1150
Wire Wire Line
3400 2750 3500 2750
Wire Wire Line
@ -356,4 +354,39 @@ Wire Wire Line
1750 3250 1750 3350
Wire Wire Line
1750 2550 1750 2450
$Comp
L CP_Small C16
U 1 1 5A18788A
P 2400 1350
F 0 "C16" H 2200 1400 50 0000 L CNN
F 1 "10u" H 2200 1300 50 0000 L CNN
F 2 "Capacitors_SMD:C_0805" H 2400 1350 50 0001 C CNN
F 3 "" H 2400 1350 50 0001 C CNN
1 2400 1350
-1 0 0 -1
$EndComp
Wire Wire Line
2400 1550 2400 1450
Connection ~ 2200 1550
$Comp
L CP_Small C17
U 1 1 5A1896B7
P 2600 1350
F 0 "C17" H 2400 1400 50 0000 L CNN
F 1 "10u" H 2400 1300 50 0000 L CNN
F 2 "Capacitors_SMD:C_0805" H 2600 1350 50 0001 C CNN
F 3 "" H 2600 1350 50 0001 C CNN
1 2600 1350
-1 0 0 -1
$EndComp
Wire Wire Line
2600 1150 2600 1250
Connection ~ 2400 1150
Wire Wire Line
2600 1550 2600 1450
Connection ~ 2400 1550
Wire Wire Line
2200 1250 2200 1150
Wire Wire Line
2400 1050 2400 1250
$EndSCHEMATC

File diff suppressed because it is too large Load Diff

View File

@ -39,7 +39,7 @@ encoding utf-8
Sheet 1 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Rev "02"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"

View File

@ -39,7 +39,7 @@ encoding utf-8
Sheet 3 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Rev "02"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"