Compare commits

..

No commits in common. "99fd48977ae47f3320953a46f14fe1a525e4e080" and "99b33a19a6b7403a503ec38a1ac4b66821b0433c" have entirely different histories.

7 changed files with 612 additions and 625 deletions

4
.gitignore vendored
View File

@ -1,4 +0,0 @@
*.bak
*-cache.lib
*.kicad_pcb-bak
*.net

View File

@ -37,14 +37,14 @@ EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "FPGA Logic and Pins"
Comment4 ""
$EndDescr
$Comp
L LCMXO2-1200HC-4SG32C U2
@ -597,6 +597,8 @@ Text Label 4800 3400 0 60 ~ 0
JTAG_TCK
Text Label 4800 3500 0 60 ~ 0
JTAG_TMS
Text Label 4750 2900 0 60 ~ 0
JTAG_EN
$Comp
L +3V3 #PWR022
U 1 1 59D0394F
@ -912,10 +914,10 @@ Wire Wire Line
Wire Wire Line
1050 1150 950 1150
$Comp
L +3V3 #PWR030
L +3V3 #PWR?
U 1 1 59D137AE
P 5450 3550
F 0 "#PWR030" H 5450 3400 50 0001 C CNN
F 0 "#PWR?" H 5450 3400 50 0001 C CNN
F 1 "+3V3" H 5465 3723 50 0000 C CNN
F 2 "" H 5450 3550 50 0001 C CNN
F 3 "" H 5450 3550 50 0001 C CNN
@ -925,10 +927,10 @@ $EndComp
Wire Wire Line
5450 3600 5450 3550
$Comp
L GND #PWR031
L GND #PWR?
U 1 1 59D138A1
P 5450 4250
F 0 "#PWR031" H 5450 4000 50 0001 C CNN
F 0 "#PWR?" H 5450 4000 50 0001 C CNN
F 1 "GND" H 5455 4077 50 0000 C CNN
F 2 "" H 5450 4250 50 0001 C CNN
F 3 "" H 5450 4250 50 0001 C CNN

View File

@ -37,14 +37,14 @@ EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "Power Supply"
Comment4 ""
$EndDescr
$Comp
L AP1117-33 U1

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
update=Sat 30 Sep 2017 11:47:40 AM CEST
update=Fri 29 Sep 2017 12:33:51 PM CEST
version=1
last_client=kicad
[general]
@ -63,13 +63,3 @@ LibName29=valves
LibName30=kicad-libs/schematics/lattice/lattice
LibName31=kicad-libs/schematics/interfaces/usbserial
LibName32=kicad-libs/schematics/clock/clock
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=60
ERC_TestSimilarLabels=1

View File

@ -37,14 +37,14 @@ EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "Schematic Overview"
Comment4 ""
$EndDescr
$Sheet
S 850 900 1650 1050

View File

@ -37,14 +37,14 @@ EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 4
Title "Tiny-XO2"
Date "2017-09-30"
Rev "01"
Comp "Markus Koch - notsyncing.net"
Comment1 "Licensed under CC BY-SA 3.0"
Comment2 "https://l.notsyncing.net/tinyxo2"
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "USB Serial Conversion"
Comment4 ""
$EndDescr
$Comp
L ch340g U3
@ -102,9 +102,9 @@ F 3 "" H 1950 1000 50 0001 C CNN
1 0 0 -1
$EndComp
Text Label 1600 1400 0 60 ~ 0
USB-
Text Label 1600 1300 0 60 ~ 0
USB+
Text Label 1600 1300 0 60 ~ 0
USB-
$Comp
L C_Small C8
U 1 1 59CE59BF