electronics/ttl-fpga
1
0
Fork 0
Code Issues 1 Pull Requests Releases 1 Wiki Activity

Fix LUT3/4 selection logic

Browse Source
This commit is contained in:
Markus Koch 2019-05-31 20:36:29 +02:00
parent 37c33e8200
commit 9b3da0fd87
1 changed files with 13 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
lutd.sch
View File

@ -747,17 +747,6 @@ F 3 "" H 2200 2450 50 0001 C CNN
1 2200 2450
1 0 0 -1
$EndComp
$Comp
L Device:Q_PNP_BCE Q?
U 1 1 5CFA4AF5
P 2300 1750
F 0 "Q?" H 2491 1704 50 0000 L CNN
F 1 "Q_PNP_BCE" H 2491 1795 50 0000 L CNN
F 2 "" H 2500 1850 50 0001 C CNN
F 3 "~" H 2300 1750 50 0001 C CNN
1 2300 1750
-1 0 0 1
$EndComp
Wire Wire Line
2200 2350 2200 2450
Wire Wire Line
@ -983,4 +972,17 @@ Wire Bus Line
2000 2700 3850 2700
Wire Bus Line
3850 2700 3850 4950
$Comp
L Device:Q_NPN_BCE Q?
U 1 1 5CFA723D
P 2300 1750
AR Path="/5CF41639/5CFA723D" Ref="Q?" Part="1"
AR Path="/5D77FDBE/5D7AF013/5CFA723D" Ref="Q?" Part="1"
F 0 "Q?" H 2491 1796 50 0000 L CNN
F 1 "Q_NPN_BCE" H 2491 1705 50 0000 L CNN
F 2 "" H 2500 1850 50 0001 C CNN
F 3 "~" H 2300 1750 50 0001 C CNN
1 2300 1750
-1 0 0 -1
$EndComp
$EndSCHEMATC