Optimize schematic for layout #3

Closed
opened 2019-06-01 15:12:58 +02:00 by markus · 1 comment

Create copy for "clean" version before starting layout optimizations. Try to keep that one in sync regarding design changes.

Create copy for "clean" version before starting layout optimizations. Try to keep that one in sync regarding design changes.
Poster
Owner

Done.

Done.
Sign in to join this conversation.
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: electronics/ttl-fpga#3
There is no content yet.