.gitignore
|
Add pdf and plt to gitignore
|
2019-05-31 21:59:20 +02:00 |
logic_block.sch
|
Editorial
|
2019-05-31 22:14:42 +02:00 |
lutd.sch
|
Editorial
|
2019-05-31 22:14:42 +02:00 |
README.MD
|
Design first draft of core logic
|
2019-05-30 20:24:33 +02:00 |
sym-lib-table
|
Fix LUT split enable logic
|
2019-05-30 21:12:52 +02:00 |
ttl-fpga-rescue.dcm
|
Fix LUT split enable logic
|
2019-05-30 21:12:52 +02:00 |
ttl-fpga-rescue.lib
|
Fix LUT split enable logic
|
2019-05-30 21:12:52 +02:00 |
ttl-fpga.pro
|
Design first draft of core logic
|
2019-05-30 20:24:33 +02:00 |
ttl-fpga.sch
|
Change gender of right and bottom connector
|
2019-05-31 22:19:01 +02:00 |