Building an FPGA from 74-series logic ICs. For fun and education.
Go to file
Markus Koch 9be0ea5ed4 Design first draft of core logic 2019-05-30 20:24:33 +02:00
.gitignore Design first draft of core logic 2019-05-30 20:24:33 +02:00
README.MD Design first draft of core logic 2019-05-30 20:24:33 +02:00
logic_block.sch Design first draft of core logic 2019-05-30 20:24:33 +02:00
lutd.sch Design first draft of core logic 2019-05-30 20:24:33 +02:00
ttl-fpga-cache.lib Design first draft of core logic 2019-05-30 20:24:33 +02:00
ttl-fpga.pro Design first draft of core logic 2019-05-30 20:24:33 +02:00
ttl-fpga.sch Design first draft of core logic 2019-05-30 20:24:33 +02:00

README.MD

DISCRETE TTL FPGA

WIP.