Building an FPGA from 74-series logic ICs. For fun and education.
Go to file
Markus Koch e3c4a300d2 Add pdf and plt to gitignore 2019-05-31 21:59:20 +02:00
.gitignore Add pdf and plt to gitignore 2019-05-31 21:59:20 +02:00
README.MD Design first draft of core logic 2019-05-30 20:24:33 +02:00
logic_block.sch Replace mode select with schottky + negated 2019-05-31 21:59:05 +02:00
lutd.sch Replace mode select with schottky + negated 2019-05-31 21:59:05 +02:00
sym-lib-table Fix LUT split enable logic 2019-05-30 21:12:52 +02:00
ttl-fpga-cache.lib Replace mode select with schottky + negated 2019-05-31 21:59:05 +02:00
ttl-fpga-rescue.dcm Fix LUT split enable logic 2019-05-30 21:12:52 +02:00
ttl-fpga-rescue.lib Fix LUT split enable logic 2019-05-30 21:12:52 +02:00
ttl-fpga.pro Design first draft of core logic 2019-05-30 20:24:33 +02:00
ttl-fpga.sch Replace mode select with schottky + negated 2019-05-31 21:59:05 +02:00

README.MD

DISCRETE TTL FPGA

WIP.