fpga/trashernet
1
0
Fork 0
Code Issues 7 Pull Requests 2 Releases 2 Wiki Activity

phy: tx: Fix TX startup handling

Browse Source
This commit is contained in:
Markus Koch 2021-09-04 19:09:04 +02:00
parent 9afdb984f9
commit 29bbb50f6a
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
trashernet/trashernet_phy.vhd
View File

@ -283,7 +283,7 @@ begin
sr <= tx_data; sr <= tx_data;
bit_stage <= '0'; bit_stage <= '0';
bit_cnt <= BIT_CNT_MAX_DATA; bit_cnt <= BIT_CNT_MAX_DATA;
tx_data_ack <= '0'; tx_data_ack <= '1';
end procedure transmit_byte; end procedure transmit_byte;
procedure transmit_ipg is procedure transmit_ipg is
@ -342,6 +342,7 @@ begin
when IDLE => when IDLE =>
if tx_data_en then -- New packet to TX if tx_data_en then -- New packet to TX
transmit_byte; transmit_byte;
bit_stage <= '1';
tx_stb_cnt <= TX_STB_CNT_MAX; -- resync tx_stb_cnt <= TX_STB_CNT_MAX; -- resync
elsif bit_cnt = 0 then -- NLP timeout elsif bit_cnt = 0 then -- NLP timeout