fpga/trashernet
1
0
Fork 0
Code Issues 7 Pull Requests 2 Releases 2 Wiki Activity

demo: Remove wait state

Browse Source 
Not needed since a9039a175c.
This commit is contained in:
Markus Koch 2022-01-30 19:40:55 +01:00
parent 5b54a596c1
commit 6beb9c8346
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
design/top_mac_test.vhd
View File

@ -68,7 +68,7 @@ architecture rtl of top_mac_test is
signal mac_out : mac_out_t; signal mac_out : mac_out_t;
signal mac_in : mac_in_t; signal mac_in : mac_in_t;
type status_t is (IDLE, TX, WAITDONE); type status_t is (IDLE, TX);
signal state : status_t; signal state : status_t;
constant BYTE_CNT_MAX : integer := 100; constant BYTE_CNT_MAX : integer := 100;
signal byte_cnt : integer range 0 to BYTE_CNT_MAX; signal byte_cnt : integer range 0 to BYTE_CNT_MAX;
@ -190,15 +190,11 @@ begin
if mac_out.tx_mac_data_ack then if mac_out.tx_mac_data_ack then
if byte_cnt = 1 then if byte_cnt = 1 then
mac_in.tx_mac_data_en <= '0'; mac_in.tx_mac_data_en <= '0';
state <= WAITDONE; state <= IDLE;
else else
byte_cnt <= byte_cnt - 1; byte_cnt <= byte_cnt - 1;
end if; end if;
end if; end if;
when WAITDONE =>
if mac_out.tx_active = '0' then
state <= IDLE;
end if;
end case; end case;
end if; end if;