SDRAM schematic + first layout try

This commit is contained in:
Markus Koch 2016-02-19 11:53:31 +01:00
parent f46704f400
commit 9eb3271030
12 changed files with 3876 additions and 2224 deletions

1
.gitignore vendored
View File

@ -2,3 +2,4 @@ shimatta-libs
*.bak
*.bck
*.kicad_pcb-bak
_saved*

144
FSMC.sch
View File

@ -35,12 +35,13 @@ LIBS:specific-powersyms
LIBS:regulators
LIBS:stm32f4
LIBS:itead-displays
LIBS:ram
LIBS:fpgna-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 5
Sheet 4 6
Title ""
Date ""
Rev ""
@ -156,23 +157,23 @@ JRST_N
$Comp
L STM32F407VGT U4
U 2 1 56C47A20
P 9150 750
F 0 "U4" H 9969 -47 60 0000 L CNN
F 1 "STM32F407VGT" H 9969 -153 60 0000 L CNN
F 2 "Housings_QFP:LQFP-100_14x14mm_Pitch0.5mm" H 8650 1250 60 0001 C CNN
F 3 "" H 8650 1250 60 0000 C CNN
2 9150 750
P 6550 650
F 0 "U4" H 7369 -147 60 0000 L CNN
F 1 "STM32F407VGT" H 7369 -253 60 0000 L CNN
F 2 "Housings_QFP:LQFP-100_14x14mm_Pitch0.5mm" H 6050 1150 60 0001 C CNN
F 3 "" H 6050 1150 60 0000 C CNN
2 6550 650
1 0 0 -1
$EndComp
$Comp
L STM32F407VGT U4
U 4 1 56C47A60
P 9150 2500
F 0 "U4" H 9928 1703 60 0000 L CNN
F 1 "STM32F407VGT" H 9928 1597 60 0000 L CNN
F 2 "Housings_QFP:LQFP-100_14x14mm_Pitch0.5mm" H 8650 3000 60 0001 C CNN
F 3 "" H 8650 3000 60 0000 C CNN
4 9150 2500
P 6550 2400
F 0 "U4" H 7328 1603 60 0000 L CNN
F 1 "STM32F407VGT" H 7328 1497 60 0000 L CNN
F 2 "Housings_QFP:LQFP-100_14x14mm_Pitch0.5mm" H 6050 2900 60 0001 C CNN
F 3 "" H 6050 2900 60 0000 C CNN
4 6550 2400
1 0 0 -1
$EndComp
$Comp
@ -189,40 +190,6 @@ F 5 "Makise Kurisu <kurisu@shimatta.de>" H 1850 5950 60 0001 C CNN "Author"
1 0 0 -1
$EndComp
$Comp
L LFXP2-5E-6TN144C U3
U 4 1 56C48B85
P 4950 1450
F 0 "U3" H 4950 2387 60 0000 C CNN
F 1 "LFXP2-5E-6TN144C" H 4950 2281 60 0000 C CNN
F 2 "Housings_QFP:LQFP-144_20x20mm_Pitch0.5mm" H 4250 1800 60 0001 C CNN
F 3 "http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/LatticeXP2/LatticeXP2FamilyDataSheet.pdf" H 3900 2700 60 0001 C CNN
F 4 "1.0" H 1300 2600 60 0001 C CNN "Version"
F 5 "Makise Kurisu <kurisu@shimatta.de>" H 2100 2500 60 0001 C CNN "Author"
4 4950 1450
1 0 0 -1
$EndComp
$Comp
L LFXP2-5E-6TN144C U3
U 5 1 56C48C1B
P 8050 5150
F 0 "U3" H 8050 6087 60 0000 C CNN
F 1 "LFXP2-5E-6TN144C" H 8050 5981 60 0000 C CNN
F 2 "Housings_QFP:LQFP-144_20x20mm_Pitch0.5mm" H 7350 5500 60 0001 C CNN
F 3 "http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/LatticeXP2/LatticeXP2FamilyDataSheet.pdf" H 7000 6400 60 0001 C CNN
F 4 "1.0" H 4400 6300 60 0001 C CNN "Version"
F 5 "Makise Kurisu <kurisu@shimatta.de>" H 5200 6200 60 0001 C CNN "Author"
5 8050 5150
1 0 0 -1
$EndComp
Text Label 5600 1050 0 60 ~ 0
B4
Text Label 4300 1550 2 60 ~ 0
B5
Text Label 8700 5150 0 60 ~ 0
B6
Text Label 7400 5350 2 60 ~ 0
B7
$Comp
L C C28
U 1 1 56C675D2
P 5750 6900
@ -245,10 +212,10 @@ F 3 "" H 5950 6900 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR62
L GND #PWR68
U 1 1 56C67B1F
P 5400 7200
F 0 "#PWR62" H 5400 6950 50 0001 C CNN
F 0 "#PWR68" H 5400 6950 50 0001 C CNN
F 1 "GND" H 5408 7026 50 0000 C CNN
F 2 "" H 5400 7200 50 0000 C CNN
F 3 "" H 5400 7200 50 0000 C CNN
@ -256,10 +223,10 @@ F 3 "" H 5400 7200 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR63
L GND #PWR69
U 1 1 56C67B55
P 5600 7200
F 0 "#PWR63" H 5600 6950 50 0001 C CNN
F 0 "#PWR69" H 5600 6950 50 0001 C CNN
F 1 "GND" H 5608 7026 50 0000 C CNN
F 2 "" H 5600 7200 50 0000 C CNN
F 3 "" H 5600 7200 50 0000 C CNN
@ -267,10 +234,10 @@ F 3 "" H 5600 7200 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR65
L GND #PWR71
U 1 1 56C67C80
P 5850 7200
F 0 "#PWR65" H 5850 6950 50 0001 C CNN
F 0 "#PWR71" H 5850 6950 50 0001 C CNN
F 1 "GND" H 5858 7026 50 0000 C CNN
F 2 "" H 5850 7200 50 0000 C CNN
F 3 "" H 5850 7200 50 0000 C CNN
@ -289,10 +256,10 @@ F 3 "" H 3800 7000 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR61
L GND #PWR67
U 1 1 56C680A6
P 4000 7200
F 0 "#PWR61" H 4000 6950 50 0001 C CNN
F 0 "#PWR67" H 4000 6950 50 0001 C CNN
F 1 "GND" H 4008 7026 50 0000 C CNN
F 2 "" H 4000 7200 50 0000 C CNN
F 3 "" H 4000 7200 50 0000 C CNN
@ -300,10 +267,10 @@ F 3 "" H 4000 7200 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR60
L GND #PWR66
U 1 1 56C6815E
P 3800 7200
F 0 "#PWR60" H 3800 6950 50 0001 C CNN
F 0 "#PWR66" H 3800 6950 50 0001 C CNN
F 1 "GND" H 3808 7026 50 0000 C CNN
F 2 "" H 3800 7200 50 0000 C CNN
F 3 "" H 3800 7200 50 0000 C CNN
@ -382,58 +349,8 @@ Wire Wire Line
2300 950 2200 950
Wire Wire Line
2300 1050 2200 1050
Wire Wire Line
5600 950 5600 1650
Connection ~ 5600 1050
Connection ~ 5600 1150
Connection ~ 5600 1250
Connection ~ 5600 1350
Connection ~ 5600 1450
Connection ~ 5600 1550
Wire Wire Line
4300 950 4300 2650
Connection ~ 4300 1050
Connection ~ 4300 1150
Connection ~ 4300 1250
Connection ~ 4300 1350
Connection ~ 4300 1450
Connection ~ 4300 1550
Connection ~ 4300 1750
Connection ~ 4300 1650
Connection ~ 4300 1850
Connection ~ 4300 1950
Connection ~ 4300 2050
Connection ~ 4300 2150
Connection ~ 4300 2250
Connection ~ 4300 2350
Connection ~ 4300 2450
Connection ~ 4300 2550
Wire Wire Line
8700 4650 8700 5350
Wire Wire Line
7400 4650 7400 6350
Wire Wire Line
2550 3250 2200 3250
Connection ~ 7400 4750
Connection ~ 7400 4850
Connection ~ 7400 4950
Connection ~ 7400 5050
Connection ~ 7400 5150
Connection ~ 7400 5250
Connection ~ 7400 5450
Connection ~ 7400 5550
Connection ~ 7400 5650
Connection ~ 7400 5750
Connection ~ 7400 5850
Connection ~ 7400 5950
Connection ~ 7400 6050
Connection ~ 7400 6150
Connection ~ 7400 6250
Connection ~ 8700 4950
Connection ~ 8700 5050
Connection ~ 8700 5250
Connection ~ 8700 4850
Connection ~ 8700 4750
Wire Wire Line
5400 7200 5400 6900
Wire Wire Line
@ -558,10 +475,10 @@ A18
Text Label 5750 6300 2 60 ~ 0
A19
$Comp
L VFPGA33 #PWR66
L VFPGA33 #PWR72
U 1 1 56C6B01D
P 5950 6650
F 0 "#PWR66" H 5950 6500 50 0001 C CNN
F 0 "#PWR72" H 5950 6500 50 0001 C CNN
F 1 "VFPGA33" H 5968 6824 50 0000 C CNN
F 2 "" H 5950 6650 50 0000 C CNN
F 3 "" H 5950 6650 50 0000 C CNN
@ -569,10 +486,10 @@ F 3 "" H 5950 6650 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L VFPGA33 #PWR64
L VFPGA33 #PWR70
U 1 1 56C6B114
P 5750 6550
F 0 "#PWR64" H 5750 6400 50 0001 C CNN
F 0 "#PWR70" H 5750 6400 50 0001 C CNN
F 1 "VFPGA33" H 5768 6724 50 0000 C CNN
F 2 "" H 5750 6550 50 0000 C CNN
F 3 "" H 5750 6550 50 0000 C CNN
@ -580,10 +497,10 @@ F 3 "" H 5750 6550 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L VFPGA33 #PWR59
L VFPGA33 #PWR65
U 1 1 56C6B644
P 3800 6550
F 0 "#PWR59" H 3800 6400 50 0001 C CNN
F 0 "#PWR65" H 3800 6400 50 0001 C CNN
F 1 "VFPGA33" H 3818 6724 50 0000 C CNN
F 2 "" H 3800 6550 50 0000 C CNN
F 3 "" H 3800 6550 50 0000 C CNN
@ -603,7 +520,6 @@ Wire Wire Line
Wire Wire Line
5350 6600 5750 6600
Connection ~ 5750 6600
Connection ~ 7400 5350
Wire Bus Line
2650 4200 3250 4200
Wire Bus Line

View File

@ -35,12 +35,13 @@ LIBS:specific-powersyms
LIBS:regulators
LIBS:stm32f4
LIBS:itead-displays
LIBS:ram
LIBS:fpgna-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 5
Sheet 3 6
Title ""
Date ""
Rev ""
@ -94,10 +95,10 @@ F 3 "" H 3750 1050 60 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GNDD #PWR55
L GNDD #PWR61
U 1 1 5633954D
P 3750 1300
F 0 "#PWR55" H 3750 1050 50 0001 C CNN
F 0 "#PWR61" H 3750 1050 50 0001 C CNN
F 1 "GNDD" H 3750 1150 50 0000 C CNN
F 2 "" H 3750 1300 60 0000 C CNN
F 3 "" H 3750 1300 60 0000 C CNN
@ -118,10 +119,10 @@ Wire Wire Line
Wire Wire Line
5150 1600 4900 1600
$Comp
L GNDD #PWR58
L GNDD #PWR64
U 1 1 568DA1F8
P 5150 1900
F 0 "#PWR58" H 5150 1650 50 0001 C CNN
F 0 "#PWR64" H 5150 1650 50 0001 C CNN
F 1 "GNDD" H 5150 1750 50 0000 C CNN
F 2 "" H 5150 1900 60 0000 C CNN
F 3 "" H 5150 1900 60 0000 C CNN
@ -159,10 +160,10 @@ JRST_N
Text HLabel 2450 3450 2 60 Output ~ 0
BOOT1
$Comp
L VSTM33 #PWR57
L VSTM33 #PWR63
U 1 1 56C71229
P 5150 1400
F 0 "#PWR57" H 5150 1250 50 0001 C CNN
F 0 "#PWR63" H 5150 1250 50 0001 C CNN
F 1 "VSTM33" H 5168 1574 50 0000 C CNN
F 2 "" H 5150 1400 50 0000 C CNN
F 3 "" H 5150 1400 50 0000 C CNN
@ -170,10 +171,10 @@ F 3 "" H 5150 1400 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L VSTM33 #PWR54
L VSTM33 #PWR60
U 1 1 56C71245
P 3550 800
F 0 "#PWR54" H 3550 650 50 0001 C CNN
F 0 "#PWR60" H 3550 650 50 0001 C CNN
F 1 "VSTM33" H 3568 974 50 0000 C CNN
F 2 "" H 3550 800 50 0000 C CNN
F 3 "" H 3550 800 50 0000 C CNN
@ -231,10 +232,10 @@ Wire Wire Line
1600 2900 1600 3550
Connection ~ 1700 2900
$Comp
L GND #PWR53
L GND #PWR59
U 1 1 56C718AB
P 1600 3550
F 0 "#PWR53" H 1600 3300 50 0001 C CNN
F 0 "#PWR59" H 1600 3300 50 0001 C CNN
F 1 "GND" H 1608 3376 50 0000 C CNN
F 2 "" H 1600 3550 50 0000 C CNN
F 3 "" H 1600 3550 50 0000 C CNN
@ -263,10 +264,10 @@ Wire Wire Line
Wire Wire Line
4850 3000 5050 3000
$Comp
L GND #PWR56
L GND #PWR62
U 1 1 56C74066
P 5000 3150
F 0 "#PWR56" H 5000 2900 50 0001 C CNN
F 0 "#PWR62" H 5000 2900 50 0001 C CNN
F 1 "GND" H 5008 2976 50 0000 C CNN
F 2 "" H 5000 3150 50 0000 C CNN
F 3 "" H 5000 3150 50 0000 C CNN

View File

@ -35,12 +35,13 @@ LIBS:specific-powersyms
LIBS:regulators
LIBS:stm32f4
LIBS:itead-displays
LIBS:ram
LIBS:fpgna-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 5 5
Sheet 5 6
Title ""
Date ""
Rev ""
@ -276,41 +277,41 @@ NoConn ~ 5000 3800
NoConn ~ 5000 3900
NoConn ~ 5000 4000
Text Label 2950 6050 2 60 ~ 0
DB10
Text Label 2950 6150 2 60 ~ 0
DB11
Text Label 2950 6250 2 60 ~ 0
DB12
Text Label 2950 6350 2 60 ~ 0
Text Label 2950 6150 2 60 ~ 0
DB13
Text Label 2950 6450 2 60 ~ 0
Text Label 2950 6250 2 60 ~ 0
DB14
Text Label 2950 6550 2 60 ~ 0
Text Label 2950 6350 2 60 ~ 0
DB15
Text Label 2950 6450 2 60 ~ 0
CS
Text Label 2950 6550 2 60 ~ 0
RST
Text Label 2950 5950 2 60 ~ 0
DB7
DB11
Text Label 2950 5850 2 60 ~ 0
DB9
DB10
Text Label 2950 5750 2 60 ~ 0
DB6
DB7
Text Label 2950 5650 2 60 ~ 0
DB8
DB9
Text Label 2950 5550 2 60 ~ 0
DB5
DB6
Text Label 2950 5050 2 60 ~ 0
DB0
Text Label 2950 5150 2 60 ~ 0
DB1
Text Label 2950 5250 2 60 ~ 0
DB2
Text Label 2950 5350 2 60 ~ 0
DB3
Text Label 2950 5450 2 60 ~ 0
DB4
Text Label 2950 4950 2 60 ~ 0
RD
Text Label 2950 4850 2 60 ~ 0
WR
Text Label 2950 5150 2 60 ~ 0
DB4
Text Label 2950 5250 2 60 ~ 0
RD
Text Label 2950 5350 2 60 ~ 0
DB5
Text Label 2950 5450 2 60 ~ 0
DB8
Text Label 2950 4950 2 60 ~ 0
DB3
Text Label 2950 4850 2 60 ~ 0
RS
Wire Wire Line
1350 4850 1050 4850
Wire Wire Line
@ -320,11 +321,11 @@ Wire Wire Line
Wire Wire Line
1350 5150 1050 5150
Text Label 1050 5150 0 60 ~ 0
RST
DB2
Text Label 1050 5050 0 60 ~ 0
CS
DB1
Text Label 1050 4950 0 60 ~ 0
RS
DB0
$Comp
L C C44
U 1 1 56C62B5E
@ -348,10 +349,10 @@ F 3 "" H 3250 7150 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR69
L GND #PWR75
U 1 1 56C62B6C
P 2700 7450
F 0 "#PWR69" H 2700 7200 50 0001 C CNN
F 0 "#PWR75" H 2700 7200 50 0001 C CNN
F 1 "GND" H 2708 7276 50 0000 C CNN
F 2 "" H 2700 7450 50 0000 C CNN
F 3 "" H 2700 7450 50 0000 C CNN
@ -359,10 +360,10 @@ F 3 "" H 2700 7450 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR70
L GND #PWR76
U 1 1 56C62B72
P 2900 7450
F 0 "#PWR70" H 2900 7200 50 0001 C CNN
F 0 "#PWR76" H 2900 7200 50 0001 C CNN
F 1 "GND" H 2908 7276 50 0000 C CNN
F 2 "" H 2900 7450 50 0000 C CNN
F 3 "" H 2900 7450 50 0000 C CNN
@ -370,10 +371,10 @@ F 3 "" H 2900 7450 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR72
L GND #PWR78
U 1 1 56C62B78
P 3150 7450
F 0 "#PWR72" H 3150 7200 50 0001 C CNN
F 0 "#PWR78" H 3150 7200 50 0001 C CNN
F 1 "GND" H 3158 7276 50 0000 C CNN
F 2 "" H 3150 7450 50 0000 C CNN
F 3 "" H 3150 7450 50 0000 C CNN
@ -392,10 +393,10 @@ Wire Wire Line
3150 7450 3150 7300
Connection ~ 3150 7300
$Comp
L VFPGA33 #PWR73
L VFPGA33 #PWR79
U 1 1 56C62B84
P 3250 6900
F 0 "#PWR73" H 3250 6750 50 0001 C CNN
F 0 "#PWR79" H 3250 6750 50 0001 C CNN
F 1 "VFPGA33" H 3268 7074 50 0000 C CNN
F 2 "" H 3250 6900 50 0000 C CNN
F 3 "" H 3250 6900 50 0000 C CNN
@ -403,10 +404,10 @@ F 3 "" H 3250 6900 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L VFPGA33 #PWR71
L VFPGA33 #PWR77
U 1 1 56C62B8A
P 3050 6800
F 0 "#PWR71" H 3050 6650 50 0001 C CNN
F 0 "#PWR77" H 3050 6650 50 0001 C CNN
F 1 "VFPGA33" H 3068 6974 50 0000 C CNN
F 2 "" H 3050 6800 50 0000 C CNN
F 3 "" H 3050 6800 50 0000 C CNN
@ -439,10 +440,10 @@ $EndComp
Wire Wire Line
1150 7050 1350 7050
$Comp
L VFPGA33 #PWR67
L VFPGA33 #PWR73
U 1 1 56C62DAA
P 1150 7000
F 0 "#PWR67" H 1150 6850 50 0001 C CNN
F 0 "#PWR73" H 1150 6850 50 0001 C CNN
F 1 "VFPGA33" H 1168 7174 50 0000 C CNN
F 2 "" H 1150 7000 50 0000 C CNN
F 3 "" H 1150 7000 50 0000 C CNN
@ -461,10 +462,10 @@ Wire Wire Line
1250 7400 1250 7450
Connection ~ 1250 7400
$Comp
L GND #PWR68
L GND #PWR74
U 1 1 56C62F03
P 1250 7450
F 0 "#PWR68" H 1250 7200 50 0001 C CNN
F 0 "#PWR74" H 1250 7200 50 0001 C CNN
F 1 "GND" H 1258 7276 50 0000 C CNN
F 2 "" H 1250 7450 50 0000 C CNN
F 3 "" H 1250 7450 50 0000 C CNN

View File

@ -1,3 +1,4 @@
(fp_lib_table
(lib (name itead-display)(type KiCad)(uri /home/kurisu/projects/kicad/ShimattaPCBLibs/footprints/pretty/itead-display.pretty)(options "")(descr ""))
(lib (name smd)(type KiCad)(uri /home/kurisu/projects/kicad/ShimattaPCBLibs/footprints/pretty/smd.pretty)(options "")(descr ""))
)

View File

@ -228,6 +228,75 @@ X 2 2 0 -300 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# IS42S16800F
#
DEF IS42S16800F U 0 40 Y Y 4 L N
F0 "U" 250 150 60 H V C CNN
F1 "IS42S16800F" 300 50 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 0 0 550 -850 1 1 0 f
X VDD 1 -200 -100 200 R 50 50 1 1 W
X VDDQ 3 -200 -450 200 R 50 50 1 1 W
X VSSQ 6 750 -450 200 L 50 50 1 1 W
X VDDQ 9 -200 -550 200 R 50 50 1 1 W
X VSS 41 750 -200 200 L 50 50 1 1 W
X VSSQ 12 750 -550 200 L 50 50 1 1 W
X VSSQ 52 750 -750 200 L 50 50 1 1 W
X VDDQ 43 -200 -650 200 R 50 50 1 1 W
X VDD 14 -200 -200 200 R 50 50 1 1 W
X VSS 54 750 -300 200 L 50 50 1 1 W
X VSSQ 46 750 -650 200 L 50 50 1 1 W
X VDD 27 -200 -300 200 R 50 50 1 1 W
X VSS 28 750 -100 200 L 50 50 1 1 W
X VDDQ 49 -200 -750 200 R 50 50 1 1 W
S 0 0 550 -1700 2 1 0 f
X DQ0 2 -200 -100 200 R 50 50 2 1 B
X DQ1 4 -200 -200 200 R 50 50 2 1 B
X DQ2 5 -200 -300 200 R 50 50 2 1 B
X DQ3 7 -200 -400 200 R 50 50 2 1 B
X DQ4 8 -200 -500 200 R 50 50 2 1 B
X DQ5 10 -200 -600 200 R 50 50 2 1 B
X BA0 20 750 -1500 200 L 50 50 2 1 I
X A5 30 750 -600 200 L 50 50 2 1 I
X DQ13 50 -200 -1400 200 R 50 50 2 1 B
X DQ6 11 -200 -700 200 R 50 50 2 1 B
X BA1 21 750 -1600 200 L 50 50 2 1 I
X A6 31 750 -700 200 L 50 50 2 1 I
X DQ14 51 -200 -1500 200 R 50 50 2 1 B
X A10 22 750 -1100 200 L 50 50 2 1 I
X A7 32 750 -800 200 L 50 50 2 1 I
X DQ8 42 -200 -900 200 R 50 50 2 1 B
X DQ7 13 -200 -800 200 R 50 50 2 1 B
X A0 23 750 -100 200 L 50 50 2 1 I
X A8 33 750 -900 200 L 50 50 2 1 I
X DQ15 53 -200 -1600 200 R 50 50 2 1 B
X A1 24 750 -200 200 L 50 50 2 1 I
X A9 34 750 -1000 200 L 50 50 2 1 I
X DQ9 44 -200 -1000 200 R 50 50 2 1 B
X A2 25 750 -300 200 L 50 50 2 1 I
X A11 35 750 -1200 200 L 50 50 2 1 I
X DQ10 45 -200 -1100 200 R 50 50 2 1 B
X A3 26 750 -400 200 L 50 50 2 1 I
X DQ11 47 -200 -1200 200 R 50 50 2 1 B
X DQ12 48 -200 -1300 200 R 50 50 2 1 B
X A4 29 750 -500 200 L 50 50 2 1 I
S 0 0 550 -700 3 1 0 f
X DQML 15 750 -200 200 L 50 50 3 1 I
X WE 16 -200 -600 200 R 50 50 3 1 I I
X CAS 17 -200 -500 200 R 50 50 3 1 I I
X CKE 37 -200 -200 200 R 50 50 3 1 I
X RAS 18 -200 -400 200 R 50 50 3 1 I I
X CLK 38 -200 -100 200 R 50 50 3 1 I C
X CS 19 -200 -300 200 R 50 50 3 1 I I
X DQMH 39 750 -100 200 L 50 50 3 1 I
S 0 0 550 -300 4 1 0 f
X NC 40 -200 -200 200 R 50 50 4 1 N
X NC 36 -200 -100 200 R 50 50 4 1 N
ENDDRAW
ENDDEF
#
# ITDB02-3.2WD
#
DEF ITDB02-3.2WD U 0 40 Y Y 5 L N

File diff suppressed because it is too large Load Diff

1357
fpgna.net

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
update=Mi 17 Feb 2016 20:01:19 CET
update=Fri 19 Feb 2016 08:35:36 AM CET
version=1
last_client=kicad
[pcbnew]
@ -65,3 +65,4 @@ LibName33=libs/specific-powersyms
LibName34=power/regulators
LibName35=stm/stm32f4
LibName36=shields/itead-displays
LibName37=memory/ram

View File

@ -35,12 +35,13 @@ LIBS:specific-powersyms
LIBS:regulators
LIBS:stm32f4
LIBS:itead-displays
LIBS:ram
LIBS:fpgna-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Sheet 1 6
Title "FPGna"
Date ""
Rev ""
@ -91,4 +92,10 @@ F1 "display.sch" 60
$EndSheet
Text Notes 7600 4050 0 60 ~ 0
B5 RAM\nB3 Display
$Sheet
S 1550 3750 2050 2200
U 56C6F777
F0 "sdram" 60
F1 "sdram.sch" 60
$EndSheet
$EndSCHEMATC

1706
power.sch

File diff suppressed because it is too large Load Diff

745
sdram.sch Normal file
View File

@ -0,0 +1,745 @@
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Oscillators
LIBS:lattice
LIBS:pmic
LIBS:specific-powersyms
LIBS:regulators
LIBS:stm32f4
LIBS:itead-displays
LIBS:ram
LIBS:fpgna-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L IS42S16800F U7
U 2 1 56C6F7AD
P 3300 2600
F 0 "U7" H 3575 2787 60 0000 C CNN
F 1 "IS42S16800F" H 3575 2681 60 0000 C CNN
F 2 "smd:TSOP-54" H 3300 2600 60 0001 C CNN
F 3 "" H 3300 2600 60 0000 C CNN
2 3300 2600
1 0 0 -1
$EndComp
$Comp
L IS42S16800F U7
U 3 1 56C6F7EB
P 1300 2750
F 0 "U7" H 1575 2937 60 0000 C CNN
F 1 "IS42S16800F" H 1575 2831 60 0000 C CNN
F 2 "smd:TSOP-54" H 1300 2750 60 0001 C CNN
F 3 "" H 1300 2750 60 0000 C CNN
3 1300 2750
1 0 0 -1
$EndComp
$Comp
L IS42S16800F U7
U 4 1 56C6F883
P 1300 3650
F 0 "U7" H 1878 3553 60 0000 L CNN
F 1 "IS42S16800F" H 1878 3447 60 0000 L CNN
F 2 "smd:TSOP-54" H 1300 3650 60 0001 C CNN
F 3 "" H 1300 3650 60 0000 C CNN
4 1300 3650
1 0 0 -1
$EndComp
Text Label 2850 2700 0 60 ~ 0
DQ0
Text Label 2850 2800 0 60 ~ 0
DQ1
Text Label 2850 2900 0 60 ~ 0
DQ2
Text Label 2850 3000 0 60 ~ 0
DQ3
Text Label 2850 3100 0 60 ~ 0
DQ4
Text Label 2850 3200 0 60 ~ 0
DQ5
Text Label 2850 3300 0 60 ~ 0
DQ6
Text Label 2850 3400 0 60 ~ 0
DQ7
Text Label 2850 3500 0 60 ~ 0
DQ8
Text Label 2850 3600 0 60 ~ 0
DQ9
Text Label 2850 3700 0 60 ~ 0
DQ10
Text Label 2850 3800 0 60 ~ 0
DQ11
Text Label 2850 3900 0 60 ~ 0
DQ12
Text Label 2850 4000 0 60 ~ 0
DQ13
Text Label 2850 4100 0 60 ~ 0
DQ14
Text Label 2850 4200 0 60 ~ 0
DQ15
Text Label 4300 2700 2 60 ~ 0
A0
Text Label 4300 2800 2 60 ~ 0
A1
Text Label 4300 2900 2 60 ~ 0
A2
Text Label 4300 3000 2 60 ~ 0
A3
Text Label 4300 3100 2 60 ~ 0
A4
Text Label 4300 3200 2 60 ~ 0
A5
Text Label 4300 3300 2 60 ~ 0
A6
Text Label 4300 3400 2 60 ~ 0
A7
Text Label 4300 3500 2 60 ~ 0
A8
Text Label 4300 3600 2 60 ~ 0
A9
Text Label 4300 3700 2 60 ~ 0
A10
Text Label 4300 3800 2 60 ~ 0
A11
Text Label 4300 4100 2 60 ~ 0
BA0
Text Label 4300 4200 2 60 ~ 0
BA1
Text Label 850 2850 0 60 ~ 0
CLK
Text Label 850 2950 0 60 ~ 0
CKE
Text Label 850 3050 0 60 ~ 0
CS
Text Label 850 3150 0 60 ~ 0
RAS
Text Label 850 3250 0 60 ~ 0
CAS
Text Label 850 3350 0 60 ~ 0
WE
Text Label 2300 2850 2 60 ~ 0
DQMH
Text Label 2300 2950 2 60 ~ 0
DQML
NoConn ~ 1100 3750
NoConn ~ 1100 3850
$Comp
L LFXP2-5E-6TN144C U?
U 4 1 56C7D38D
P 9400 2400
AR Path="/56C43C85/56C7D38D" Ref="U?" Part="4"
AR Path="/56C6F777/56C7D38D" Ref="U3" Part="4"
F 0 "U3" H 9400 3337 60 0000 C CNN
F 1 "LFXP2-5E-6TN144C" H 9400 3231 60 0000 C CNN
F 2 "Housings_QFP:LQFP-144_20x20mm_Pitch0.5mm" H 8700 2750 60 0001 C CNN
F 3 "http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/LatticeXP2/LatticeXP2FamilyDataSheet.pdf" H 8350 3650 60 0001 C CNN
F 4 "1.0" H 5750 3550 60 0001 C CNN "Version"
F 5 "Makise Kurisu <kurisu@shimatta.de>" H 6550 3450 60 0001 C CNN "Author"
4 9400 2400
1 0 0 -1
$EndComp
$Comp
L LFXP2-5E-6TN144C U?
U 5 1 56C7D396
P 6800 2300
AR Path="/56C43C85/56C7D396" Ref="U?" Part="5"
AR Path="/56C6F777/56C7D396" Ref="U3" Part="5"
F 0 "U3" H 6800 3237 60 0000 C CNN
F 1 "LFXP2-5E-6TN144C" H 6800 3131 60 0000 C CNN
F 2 "Housings_QFP:LQFP-144_20x20mm_Pitch0.5mm" H 6100 2650 60 0001 C CNN
F 3 "http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/LatticeXP2/LatticeXP2FamilyDataSheet.pdf" H 5750 3550 60 0001 C CNN
F 4 "1.0" H 3150 3450 60 0001 C CNN "Version"
F 5 "Makise Kurisu <kurisu@shimatta.de>" H 3950 3350 60 0001 C CNN "Author"
5 6800 2300
1 0 0 -1
$EndComp
Wire Wire Line
3100 2700 2850 2700
Wire Wire Line
3100 2800 2850 2800
Wire Wire Line
3100 2900 2850 2900
Wire Wire Line
3100 3000 2850 3000
Wire Wire Line
3100 3100 2850 3100
Wire Wire Line
3100 3200 2850 3200
Wire Wire Line
3100 3300 2850 3300
Wire Wire Line
3100 3400 2850 3400
Wire Wire Line
3100 3500 2850 3500
Wire Wire Line
3100 3600 2850 3600
Wire Wire Line
3100 3700 2850 3700
Wire Wire Line
3100 3800 2850 3800
Wire Wire Line
3100 3900 2850 3900
Wire Wire Line
3100 4000 2850 4000
Wire Wire Line
3100 4100 2850 4100
Wire Wire Line
3100 4200 2850 4200
Wire Wire Line
4050 2700 4300 2700
Wire Wire Line
4050 2800 4300 2800
Wire Wire Line
4050 2900 4300 2900
Wire Wire Line
4050 3000 4300 3000
Wire Wire Line
4050 3100 4300 3100
Wire Wire Line
4050 3200 4300 3200
Wire Wire Line
4050 3300 4300 3300
Wire Wire Line
4050 3400 4300 3400
Wire Wire Line
4050 3500 4300 3500
Wire Wire Line
4050 3600 4300 3600
Wire Wire Line
4050 3700 4300 3700
Wire Wire Line
4050 3800 4300 3800
Wire Wire Line
4050 4100 4300 4100
Wire Wire Line
4050 4200 4300 4200
Wire Wire Line
1100 2850 850 2850
Wire Wire Line
1100 2950 850 2950
Wire Wire Line
1100 3050 850 3050
Wire Wire Line
1100 3150 850 3150
Wire Wire Line
1100 3250 850 3250
Wire Wire Line
1100 3350 850 3350
Wire Wire Line
2050 2850 2300 2850
Wire Wire Line
2050 2950 2300 2950
Wire Wire Line
6150 1800 5850 1800
Wire Wire Line
6150 1900 5850 1900
Wire Wire Line
6150 2000 5850 2000
Wire Wire Line
6150 2100 5850 2100
Wire Wire Line
6150 2200 5850 2200
Wire Wire Line
6150 2300 5850 2300
Wire Wire Line
6150 2400 5850 2400
Wire Wire Line
6150 2500 5850 2500
Wire Wire Line
6150 2600 5850 2600
Wire Wire Line
6150 2700 5850 2700
Wire Wire Line
6150 2800 5850 2800
Wire Wire Line
6150 2900 5850 2900
Wire Wire Line
6150 3000 5850 3000
Wire Wire Line
6150 3100 5850 3100
Wire Wire Line
6150 3200 5850 3200
Wire Wire Line
6150 3300 5850 3300
Wire Wire Line
6150 3400 5850 3400
Wire Wire Line
6150 3500 5850 3500
Text Label 5850 1800 0 60 ~ 0
DQ15
Text Label 5850 1900 0 60 ~ 0
DQ0
Text Label 5850 2000 0 60 ~ 0
DQ14
Text Label 5850 2100 0 60 ~ 0
DQ1
Text Label 5850 2200 0 60 ~ 0
DQ13
Text Label 5850 2300 0 60 ~ 0
DQ2
Text Label 5850 2400 0 60 ~ 0
DQ12
Text Label 5850 2500 0 60 ~ 0
DQ3
Text Label 5850 2600 0 60 ~ 0
DQ11
Text Label 5850 2700 0 60 ~ 0
DQ4
Text Label 5850 2800 0 60 ~ 0
DQ10
Text Label 5850 2900 0 60 ~ 0
DQ5
Text Label 5850 3000 0 60 ~ 0
DQ9
Text Label 5850 3100 0 60 ~ 0
DQ6
Text Label 5850 3200 0 60 ~ 0
DQ8
Text Label 5850 3300 0 60 ~ 0
DQ7
Text Label 5850 3400 0 60 ~ 0
DQML
Text Label 5850 3500 0 60 ~ 0
DQMH
Wire Wire Line
7450 1800 7800 1800
Wire Wire Line
7450 1900 7800 1900
Wire Wire Line
7450 2000 7800 2000
Wire Wire Line
7450 2100 7800 2100
Wire Wire Line
7450 2200 7800 2200
Wire Wire Line
7450 2300 7800 2300
Wire Wire Line
7450 2400 7800 2400
Wire Wire Line
7450 2500 7800 2500
Text Label 7800 1800 2 60 ~ 0
WE
Text Label 7800 1900 2 60 ~ 0
CLK
Text Label 7800 2000 2 60 ~ 0
CAS
Text Label 7800 2100 2 60 ~ 0
CKE
Text Label 7800 2200 2 60 ~ 0
RAS
Text Label 7800 2300 2 60 ~ 0
CS
Text Label 7800 2400 2 60 ~ 0
BA0
Text Label 7800 2500 2 60 ~ 0
BA1
Wire Wire Line
8750 1900 8500 1900
Wire Wire Line
8750 2000 8500 2000
Wire Wire Line
8750 2100 8500 2100
Wire Wire Line
8750 2200 8500 2200
Wire Wire Line
8750 2300 8500 2300
Wire Wire Line
8750 2400 8500 2400
Wire Wire Line
8750 2500 8500 2500
Wire Wire Line
8750 2600 8500 2600
Wire Wire Line
8750 2700 8500 2700
Wire Wire Line
8750 2800 8500 2800
Wire Wire Line
8750 2900 8500 2900
Wire Wire Line
8750 3000 8500 3000
Wire Wire Line
8750 3100 8500 3100
Wire Wire Line
8750 3200 8500 3200
Wire Wire Line
8750 3300 8500 3300
Wire Wire Line
8750 3400 8500 3400
Wire Wire Line
8750 3500 8500 3500
Wire Wire Line
8750 3600 8500 3600
Text Label 8500 1900 0 60 ~ 0
A11
Text Label 8500 2000 0 60 ~ 0
A9
Text Label 8500 2100 0 60 ~ 0
A8
Text Label 8500 2200 0 60 ~ 0
A10
Text Label 8500 2300 0 60 ~ 0
A7
Text Label 8500 2400 0 60 ~ 0
A0
Text Label 8500 2500 0 60 ~ 0
A6
Text Label 8500 2600 0 60 ~ 0
A1
Text Label 8500 2700 0 60 ~ 0
A5
Text Label 8500 2800 0 60 ~ 0
A2
Text Label 8500 2900 0 60 ~ 0
A4
Text Label 8500 3000 0 60 ~ 0
A3
$Comp
L C C?
U 1 1 56C80517
P 5750 4100
F 0 "C?" H 5800 4200 50 0000 L CNN
F 1 "100n" H 5800 4000 50 0000 L CNN
F 2 "" H 5788 3950 50 0001 C CNN
F 3 "" H 5750 4100 50 0000 C CNN
1 5750 4100
-1 0 0 -1
$EndComp
$Comp
L C C?
U 1 1 56C8051E
P 5550 4100
F 0 "C?" H 5600 4200 50 0000 L CNN
F 1 "100n" H 5600 4000 50 0000 L CNN
F 2 "" H 5588 3950 50 0001 C CNN
F 3 "" H 5550 4100 50 0000 C CNN
1 5550 4100
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C80525
P 6100 4400
F 0 "#PWR?" H 6100 4150 50 0001 C CNN
F 1 "GND" H 6108 4226 50 0000 C CNN
F 2 "" H 6100 4400 50 0000 C CNN
F 3 "" H 6100 4400 50 0000 C CNN
1 6100 4400
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C8052B
P 5900 4400
F 0 "#PWR?" H 5900 4150 50 0001 C CNN
F 1 "GND" H 5908 4226 50 0000 C CNN
F 2 "" H 5900 4400 50 0000 C CNN
F 3 "" H 5900 4400 50 0000 C CNN
1 5900 4400
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C80531
P 5650 4400
F 0 "#PWR?" H 5650 4150 50 0001 C CNN
F 1 "GND" H 5658 4226 50 0000 C CNN
F 2 "" H 5650 4400 50 0000 C CNN
F 3 "" H 5650 4400 50 0000 C CNN
1 5650 4400
-1 0 0 -1
$EndComp
Wire Wire Line
6100 4400 6100 4100
Wire Wire Line
6100 4100 6150 4100
Wire Wire Line
6150 4000 5900 4000
Wire Wire Line
5900 4000 5900 4400
Wire Wire Line
5650 4400 5650 4250
Connection ~ 5650 4250
$Comp
L VFPGA33 #PWR?
U 1 1 56C8053D
P 5550 3850
F 0 "#PWR?" H 5550 3700 50 0001 C CNN
F 1 "VFPGA33" H 5568 4024 50 0000 C CNN
F 2 "" H 5550 3850 50 0000 C CNN
F 3 "" H 5550 3850 50 0000 C CNN
1 5550 3850
-1 0 0 -1
$EndComp
$Comp
L VFPGA33 #PWR?
U 1 1 56C80543
P 5750 3750
F 0 "#PWR?" H 5750 3600 50 0001 C CNN
F 1 "VFPGA33" H 5768 3924 50 0000 C CNN
F 2 "" H 5750 3750 50 0000 C CNN
F 3 "" H 5750 3750 50 0000 C CNN
1 5750 3750
-1 0 0 -1
$EndComp
Wire Wire Line
5550 3850 5550 3950
Connection ~ 5550 3900
Wire Wire Line
5750 4250 5550 4250
Wire Wire Line
5750 3750 5750 3950
Wire Wire Line
5550 3900 6150 3900
Wire Wire Line
6150 3800 5750 3800
Connection ~ 5750 3800
$Comp
L C C?
U 1 1 56C80792
P 8350 4200
F 0 "C?" H 8400 4300 50 0000 L CNN
F 1 "100n" H 8400 4100 50 0000 L CNN
F 2 "" H 8388 4050 50 0001 C CNN
F 3 "" H 8350 4200 50 0000 C CNN
1 8350 4200
-1 0 0 -1
$EndComp
$Comp
L C C?
U 1 1 56C80798
P 8150 4200
F 0 "C?" H 8200 4300 50 0000 L CNN
F 1 "100n" H 8200 4100 50 0000 L CNN
F 2 "" H 8188 4050 50 0001 C CNN
F 3 "" H 8150 4200 50 0000 C CNN
1 8150 4200
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C8079E
P 8700 4500
F 0 "#PWR?" H 8700 4250 50 0001 C CNN
F 1 "GND" H 8708 4326 50 0000 C CNN
F 2 "" H 8700 4500 50 0000 C CNN
F 3 "" H 8700 4500 50 0000 C CNN
1 8700 4500
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C807A4
P 8500 4500
F 0 "#PWR?" H 8500 4250 50 0001 C CNN
F 1 "GND" H 8508 4326 50 0000 C CNN
F 2 "" H 8500 4500 50 0000 C CNN
F 3 "" H 8500 4500 50 0000 C CNN
1 8500 4500
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C807AA
P 8250 4500
F 0 "#PWR?" H 8250 4250 50 0001 C CNN
F 1 "GND" H 8258 4326 50 0000 C CNN
F 2 "" H 8250 4500 50 0000 C CNN
F 3 "" H 8250 4500 50 0000 C CNN
1 8250 4500
-1 0 0 -1
$EndComp
Wire Wire Line
8700 4500 8700 4200
Wire Wire Line
8700 4200 8750 4200
Wire Wire Line
8750 4100 8500 4100
Wire Wire Line
8500 4100 8500 4500
Wire Wire Line
8250 4500 8250 4350
Connection ~ 8250 4350
$Comp
L VFPGA33 #PWR?
U 1 1 56C807B6
P 8150 3950
F 0 "#PWR?" H 8150 3800 50 0001 C CNN
F 1 "VFPGA33" H 8168 4124 50 0000 C CNN
F 2 "" H 8150 3950 50 0000 C CNN
F 3 "" H 8150 3950 50 0000 C CNN
1 8150 3950
-1 0 0 -1
$EndComp
$Comp
L VFPGA33 #PWR?
U 1 1 56C807BC
P 8350 3850
F 0 "#PWR?" H 8350 3700 50 0001 C CNN
F 1 "VFPGA33" H 8368 4024 50 0000 C CNN
F 2 "" H 8350 3850 50 0000 C CNN
F 3 "" H 8350 3850 50 0000 C CNN
1 8350 3850
-1 0 0 -1
$EndComp
Wire Wire Line
8150 3950 8150 4050
Connection ~ 8150 4000
Wire Wire Line
8350 4350 8150 4350
Wire Wire Line
8350 3850 8350 4050
Wire Wire Line
8150 4000 8750 4000
Wire Wire Line
8750 3900 8350 3900
Connection ~ 8350 3900
$Comp
L C C?
U 1 1 56C80907
P 7700 4200
F 0 "C?" H 7750 4300 50 0000 L CNN
F 1 "100n" H 7750 4100 50 0000 L CNN
F 2 "" H 7738 4050 50 0001 C CNN
F 3 "" H 7700 4200 50 0000 C CNN
1 7700 4200
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C8090E
P 7500 4400
F 0 "#PWR?" H 7500 4150 50 0001 C CNN
F 1 "GND" H 7508 4226 50 0000 C CNN
F 2 "" H 7500 4400 50 0000 C CNN
F 3 "" H 7500 4400 50 0000 C CNN
1 7500 4400
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C80914
P 7700 4400
F 0 "#PWR?" H 7700 4150 50 0001 C CNN
F 1 "GND" H 7708 4226 50 0000 C CNN
F 2 "" H 7700 4400 50 0000 C CNN
F 3 "" H 7700 4400 50 0000 C CNN
1 7700 4400
-1 0 0 -1
$EndComp
Wire Wire Line
7700 3750 7700 4050
Wire Wire Line
7700 4000 7450 4000
Wire Wire Line
7500 4400 7500 4100
Wire Wire Line
7500 4100 7450 4100
Wire Wire Line
7700 4400 7700 4350
$Comp
L VFPGA33 #PWR?
U 1 1 56C8091F
P 7700 3750
F 0 "#PWR?" H 7700 3600 50 0001 C CNN
F 1 "VFPGA33" H 7718 3924 50 0000 C CNN
F 2 "" H 7700 3750 50 0000 C CNN
F 3 "" H 7700 3750 50 0000 C CNN
1 7700 3750
-1 0 0 -1
$EndComp
Connection ~ 7700 4000
$Comp
L C C?
U 1 1 56C80AD2
P 10300 4300
F 0 "C?" H 10350 4400 50 0000 L CNN
F 1 "100n" H 10350 4200 50 0000 L CNN
F 2 "" H 10338 4150 50 0001 C CNN
F 3 "" H 10300 4300 50 0000 C CNN
1 10300 4300
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C80AD8
P 10100 4500
F 0 "#PWR?" H 10100 4250 50 0001 C CNN
F 1 "GND" H 10108 4326 50 0000 C CNN
F 2 "" H 10100 4500 50 0000 C CNN
F 3 "" H 10100 4500 50 0000 C CNN
1 10100 4500
-1 0 0 -1
$EndComp
$Comp
L GND #PWR?
U 1 1 56C80ADE
P 10300 4500
F 0 "#PWR?" H 10300 4250 50 0001 C CNN
F 1 "GND" H 10308 4326 50 0000 C CNN
F 2 "" H 10300 4500 50 0000 C CNN
F 3 "" H 10300 4500 50 0000 C CNN
1 10300 4500
-1 0 0 -1
$EndComp
Wire Wire Line
10300 3850 10300 4150
Wire Wire Line
10300 4100 10050 4100
Wire Wire Line
10100 4500 10100 4200
Wire Wire Line
10100 4200 10050 4200
Wire Wire Line
10300 4500 10300 4450
$Comp
L VFPGA33 #PWR?
U 1 1 56C80AE9
P 10300 3850
F 0 "#PWR?" H 10300 3700 50 0001 C CNN
F 1 "VFPGA33" H 10318 4024 50 0000 C CNN
F 2 "" H 10300 3850 50 0000 C CNN
F 3 "" H 10300 3850 50 0000 C CNN
1 10300 3850
-1 0 0 -1
$EndComp
Connection ~ 10300 4100
$EndSCHEMATC