electronics/trashernet-soc
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
39 Commits 2 Branches 1 Tag 1 MiB
b8f273c9b6
Commit Graph

1 Commits

Author SHA1 Message Date
Markus Koch
cc4b088173 fpga: ram: Use Verilog model for synthesis and VHDL for simulation 2024-09-27 16:34:55 +02:00