Logo
Explore Help
Sign In
electronics/trashernet-soc
1
0
Fork 0
You've already forked trashernet-soc
Code Issues Pull Requests Packages Projects Releases Wiki Activity
trashernet-soc/fpga
History
Markus Koch b06ccdda2a fpga: Update UART baud rate to 250 kbaud/s
2024-08-09 11:31:59 +02:00
..
hdl
fpga: Update UART baud rate to 250 kbaud/s
2024-08-09 11:31:59 +02:00
.gitignore
fpga: Cleanly separate build VUnit from bench VUnit
2024-08-01 21:02:32 +02:00
constraints.pcf
fpga: Implement functional Ethernet controller
2024-07-23 19:13:42 +02:00
Makefile
fpga: Cleanly separate build VUnit from bench VUnit
2024-08-01 21:02:32 +02:00
run_physical.py
fpga: Cleanly separate build VUnit from bench VUnit
2024-08-01 21:02:32 +02:00
run.py
fpga: Cleanly separate build VUnit from bench VUnit
2024-08-01 21:02:32 +02:00
Powered by Gitea Version: 1.23.5 Page: 25ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API