PCB, FPGA, and SW design to implement a tiny Ethernet-connected SoC based on SERV + Trashernet

Go to file

Markus Koch b7c1286d76 fpga: Implement basic SERV SoC		2024-06-22 11:28:15 +02:00
fpga	fpga: Implement basic SERV SoC	2024-06-22 11:28:15 +02:00
kicad	Swap RX+ and -	2024-06-02 10:15:13 +02:00
.gitmodules	fpga: Implement basic SERV SoC	2024-06-22 11:28:15 +02:00
LICENSE-CC-BY-SA-4.0.TXT	Add licensing information	2024-06-02 10:30:26 +02:00
README.MD	fpga: Implement basic SERV SoC	2024-06-22 11:28:15 +02:00

README.MD

Trashernet SoC

PCB, FPGA, and SW design to implement a tiny Ethernet-connected SoC based on SERV + Trashernet.

License

Hardware

The PCB design in /kicad is released under a Creative Commons Attribution-ShareAlike 4.0 International license.

You can find a copy of the full license in LICENSE-CC-BY-SA-4.0.TXT.

FPGA

The FPGA Source Code Form in /fpga is subject to the terms of the Mozilla Public License, v. 2.0.

You can find a copy of the full license in LICENSE-MPL-2.0.txt.

Note that this design incorporates code from third-party projects, which may come with further restrictions. For details, refer to the individual projects's licensing terms:

SERV: ISC License
Trashernet: Mozilla Public License, v. 2.0.

SW

TBD.