flashrom: Fast memory accesses break module #2

Closed
opened 2016-12-10 21:22:58 +01:00 by markus · 1 comment
Owner

There needs to be a delay of ~10 cycles between WB commands.

There needs to be a delay of ~10 cycles between WB commands.
Author
Owner

Fixed in commit d3b2ea88b5 (and maybe d33b027e28).

Fixed in commit d3b2ea88b5a70ab709cd144d2a2aef4d4fc75af2 (and maybe d33b027e284b6995cf346a0c07dc9a18e4a32fbc).
Sign in to join this conversation.
No Label
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: fpga/mor1kx-bemicrocv#2
No description provided.