fpga/trashernet
1
0
Fork 0
Code Issues 7 Pull Requests 2 Releases 2 Wiki Activity

phy_cdc: Allow unlimited clock ratios

Browse Source 
Actually, assuming that each clock domain is fast enough for 10 MBit/s,
there is no problem running crazy ratios.
This commit is contained in:
Markus Koch 2024-07-06 18:05:00 +02:00
parent 943febcb99
commit 21a0d0e69a
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
trashernet/trashernet_phy_cdc.vhd
View File

@ -47,8 +47,6 @@ architecture rtl of trashernet_phy_cdc is
signal rx_data_i : byte;
begin
assert F_CLK_PHY > 2 * F_CLK report "F_CLK_PHY must be at least 2x F_CLK" severity failure;
-- -------------------------------------------------------------------------
-- Drives: PHY clock domain
-- -------------------------------------------------------------------------