2018-04-30 09:08:47 +02:00
|
|
|
<?xml version="1.0" encoding="UTF-8"?>
|
|
|
|
<BaliProject version="3.2" title="lmg6202" device="LCMXO2-1200HC-5SG32C" default_implementation="impl1">
|
|
|
|
<Options/>
|
|
|
|
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
|
2020-05-10 20:40:08 +02:00
|
|
|
<Options def_top="design.top" lib="design" top="design.top"/>
|
2018-04-30 09:08:47 +02:00
|
|
|
<Source name="../ip/gram0/gram0.ipx" type="IPX_Module" type_short="IPX">
|
|
|
|
<Options/>
|
|
|
|
</Source>
|
|
|
|
<Source name="../design/lmg6202.vhd" type="VHDL" type_short="VHDL">
|
|
|
|
<Options lib="design"/>
|
|
|
|
</Source>
|
|
|
|
<Source name="../design/top.vhd" type="VHDL" type_short="VHDL">
|
|
|
|
<Options lib="design" top_module="design.top"/>
|
|
|
|
</Source>
|
|
|
|
<Source name="../ip/gram0/gram0.vhd" type="VHDL" type_short="VHDL">
|
|
|
|
<Options lib="ip"/>
|
|
|
|
</Source>
|
|
|
|
<Source name="../design/spi_if.vhd" type="VHDL" type_short="VHDL">
|
|
|
|
<Options lib="design"/>
|
|
|
|
</Source>
|
2020-05-10 20:40:08 +02:00
|
|
|
<Source name="../ip/pll0/pll0.vhd" type="VHDL" type_short="VHDL">
|
|
|
|
<Options lib="ip"/>
|
|
|
|
</Source>
|
|
|
|
<Source name="../generics/synchronizer.vhd" type="VHDL" type_short="VHDL">
|
|
|
|
<Options lib="generics"/>
|
|
|
|
</Source>
|
2018-04-30 09:08:47 +02:00
|
|
|
<Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
|
|
|
|
<Options/>
|
|
|
|
</Source>
|
|
|
|
<Source name="lmg6202.lpf" type="Logic Preference" type_short="LPF">
|
|
|
|
<Options/>
|
|
|
|
</Source>
|
|
|
|
</Implementation>
|
|
|
|
<Strategy name="Strategy1" file="lmg62021.sty"/>
|
|
|
|
</BaliProject>
|