fpga: Add Sigasi / Code project

This commit is contained in:
Markus Koch 2024-09-27 14:47:36 +02:00
parent 297d340d6a
commit 7497f1f6bb
4 changed files with 79 additions and 16 deletions

16
fpga/.library_mapping.xml Normal file
View File

@ -0,0 +1,16 @@
<?xml version="1.0" encoding="UTF-8"?>
<com.sigasi.hdt.shared.librarymapping.model:LibraryMappings xmlns:com.sigasi.hdt.shared.librarymapping.model="com.sigasi.hdt.vhdl.scoping.librarymapping" Version="2">
<Mappings Location="hdl/bench" Library="bench"/>
<Mappings Location="hdl/design" Library="design"/>
<Mappings Location="hdl/device_models" Library="device_models"/>
<Mappings Location="hdl/generics" Library="generics"/>
<Mappings Location="Common Libraries/IEEE" Library="ieee"/>
<Mappings Location="Common Libraries/IEEE Synopsys" Library="ieee"/>
<Mappings Location="hdl/neorv32/rtl/core" Library="neorv32"/>
<Mappings Location="Common Libraries" Library="not mapped"/>
<Mappings Location="diamond" Library="not mapped"/>
<Mappings Location="hdl" Library="not mapped"/>
<Mappings Location="Common Libraries/STD" Library="std"/>
<Mappings Location="hdl/trashernet/trashernet" Library="trashernet"/>
<Mappings Location="" Library="work"/>
</com.sigasi.hdt.shared.librarymapping.model:LibraryMappings>

46
fpga/.project Normal file
View File

@ -0,0 +1,46 @@
<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
<name>trashernet_soc</name>
<comment></comment>
<projects>
</projects>
<buildSpec>
<buildCommand>
<name>org.eclipse.xtext.ui.shared.xtextBuilder</name>
<arguments>
</arguments>
</buildCommand>
</buildSpec>
<natures>
<nature>com.sigasi.hdt.vhdl.ui.vhdlNature</nature>
<nature>org.eclipse.xtext.ui.shared.xtextNature</nature>
<nature>com.sigasi.hdt.verilog.ui.verilogNature</nature>
</natures>
<linkedResources>
<link>
<name>Common Libraries</name>
<type>2</type>
<locationURI>virtual:/virtual</locationURI>
</link>
<link>
<name>Common Libraries/DRAG_REUSABLE_LIBRARIES_HERE.txt</name>
<type>1</type>
<locationURI>sigasiresource:/vhdl/readme.txt</locationURI>
</link>
<link>
<name>Common Libraries/IEEE</name>
<type>2</type>
<locationURI>sigasiresource:/vhdl/2008/IEEE</locationURI>
</link>
<link>
<name>Common Libraries/IEEE Synopsys</name>
<type>2</type>
<locationURI>sigasiresource:/vhdl/2008/IEEE%20Synopsys</locationURI>
</link>
<link>
<name>Common Libraries/STD</name>
<type>2</type>
<locationURI>sigasiresource:/vhdl/2008/STD</locationURI>
</link>
</linkedResources>
</projectDescription>

View File

@ -0,0 +1 @@
<project>=2008

View File

@ -81,16 +81,16 @@ architecture rtl of top is
-- Wishbone interconnect (master) -- Wishbone interconnect (master)
signal wbi_masters_o : wishbone_slave_in_vector(0 downto 0); signal wbi_masters_o : wishbone_slave_in_vector(0 downto 0);
signal wbi_masters_i : wishbone_slave_out_vector(wbi_masters_o'range); signal wbi_masters_i : wishbone_slave_out_vector(wbi_masters_o'range);
alias wbi_o is wbi_masters_o(0); alias wbi_o is wbi_masters_o(0);
alias wbi_i is wbi_masters_i(0); alias wbi_i is wbi_masters_i(0);
-- Wishbone interconnect (slave) -- Wishbone interconnect (slave)
signal wbi_slaves_o : wishbone_master_in_vector(1 downto 0); signal wbi_slaves_o : wishbone_master_in_vector(1 downto 0);
signal wbi_slaves_i : wishbone_master_out_vector(wbi_slaves_o'range); signal wbi_slaves_i : wishbone_master_out_vector(wbi_slaves_o'range);
alias wbi_rom_o is wbi_slaves_o(0); alias wbi_rom_o is wbi_slaves_o(0);
alias wbi_rom_i is wbi_slaves_i(0); alias wbi_rom_i is wbi_slaves_i(0);
alias wbi_ram_o is wbi_slaves_o(1); alias wbi_ram_o is wbi_slaves_o(1);
alias wbi_ram_i is wbi_slaves_i(1); alias wbi_ram_i is wbi_slaves_i(1);
-- Slave address map -- Slave address map
constant wishbone_instruction_addresses : wishbone_address_vector := ( constant wishbone_instruction_addresses : wishbone_address_vector := (
@ -106,20 +106,20 @@ architecture rtl of top is
-- Wishbone interconnect (master) -- Wishbone interconnect (master)
signal wbd_masters_o : wishbone_slave_in_vector(0 downto 0); signal wbd_masters_o : wishbone_slave_in_vector(0 downto 0);
signal wbd_masters_i : wishbone_slave_out_vector(wbd_masters_o'range); signal wbd_masters_i : wishbone_slave_out_vector(wbd_masters_o'range);
alias wbd_o is wbd_masters_o(0); alias wbd_o is wbd_masters_o(0);
alias wbd_i is wbd_masters_i(0); alias wbd_i is wbd_masters_i(0);
-- Wishbone interconnect (slave) -- Wishbone interconnect (slave)
signal wbd_slaves_o : wishbone_master_in_vector(3 downto 0); signal wbd_slaves_o : wishbone_master_in_vector(3 downto 0);
signal wbd_slaves_i : wishbone_master_out_vector(wbd_slaves_o'range); signal wbd_slaves_i : wishbone_master_out_vector(wbd_slaves_o'range);
alias wb_ram_o is wbd_slaves_o(0); alias wb_ram_o is wbd_slaves_o(0);
alias wb_ram_i is wbd_slaves_i(0); alias wb_ram_i is wbd_slaves_i(0);
alias wb_timer_o is wbd_slaves_o(1); alias wb_timer_o is wbd_slaves_o(1);
alias wb_timer_i is wbd_slaves_i(1); alias wb_timer_i is wbd_slaves_i(1);
alias wb_uart_o is wbd_slaves_o(2); alias wb_uart_o is wbd_slaves_o(2);
alias wb_uart_i is wbd_slaves_i(2); alias wb_uart_i is wbd_slaves_i(2);
alias wb_eth_o is wbd_slaves_o(3); alias wb_eth_o is wbd_slaves_o(3);
alias wb_eth_i is wbd_slaves_i(3); alias wb_eth_i is wbd_slaves_i(3);
-- Slave address map -- Slave address map
constant wishbone_data_addresses : wishbone_address_vector := ( constant wishbone_data_addresses : wishbone_address_vector := (