Markus Koch 7bece90229 fpga: Cleanly separate build VUnit from bench VUnit		2024-08-01 21:02:32 +02:00
..
hdl	fpga: Add generic FIFO core	2024-07-26 10:55:32 +02:00
.gitignore	fpga: Cleanly separate build VUnit from bench VUnit	2024-08-01 21:02:32 +02:00
constraints.pcf	fpga: Implement functional Ethernet controller	2024-07-23 19:13:42 +02:00
Makefile	fpga: Cleanly separate build VUnit from bench VUnit	2024-08-01 21:02:32 +02:00
run_physical.py	fpga: Cleanly separate build VUnit from bench VUnit	2024-08-01 21:02:32 +02:00
run.py	fpga: Cleanly separate build VUnit from bench VUnit	2024-08-01 21:02:32 +02:00