fpga/trashernet
1
0
Fork 0
Code Issues 7 Pull Requests 2 Releases 2 Wiki Activity

demo: Move top level to library work

Browse Source 
With Diamond, the design top level *must* be in the "work" library,
otherwise your project will be haunted with weird compile errors
that sometimes simply cause the build to fail with an arbitrary
error message, but can sometimes even lead to a straight-up broken
bitstream.

Real bad stuff, so let's move the stuff from our "design" library
to "work". That fixes it.
This commit is contained in:
Markus Koch 2022-02-12 13:19:14 +01:00
parent 6beb9c8346
commit 5c27b685dc
1 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
demo/lattice_brevia2/mac_test/mac_test.ldf
View File

@ -3,39 +3,39 @@
<Options/> <Options/>
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1"> <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
<Options def_top="trashernet.trashernet_eth" lib="work" top="top_mac_test"/> <Options def_top="trashernet.trashernet_eth" lib="work" top="top_mac_test"/>
<Source name="../../design/top_mac_test.vhd" type="VHDL" type_short="VHDL"> <Source name="../ip/pll0.vhd" type="VHDL" type_short="VHDL">
<Options lib="work" top_module="top_mac_test"/> <Options/>
</Source> </Source>
<Source name="../../trashernet/cdc_strobe.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../design/top_mac_test.vhd" type="VHDL" type_short="VHDL">
<Options top_module="top_mac_test"/>
</Source>
<Source name="../../../design/ledcon.vhd" type="VHDL" type_short="VHDL">
<Options/>
</Source>
<Source name="../../../trashernet/cdc_strobe.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/crc.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/crc.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/synchronizer.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/synchronizer.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/trashernet_eth.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/trashernet_eth.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/trashernet_mac.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/trashernet_mac.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/trashernet_phy.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/trashernet_phy.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/trashernet_phy_cdc.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/trashernet_phy_cdc.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../trashernet/trashernet_pkg.vhd" type="VHDL" type_short="VHDL"> <Source name="../../../trashernet/trashernet_pkg.vhd" type="VHDL" type_short="VHDL">
<Options lib="trashernet"/> <Options lib="trashernet"/>
</Source> </Source>
<Source name="../../ip/pll0.vhd" type="VHDL" type_short="VHDL">
<Options lib="work"/>
</Source>
<Source name="../../design/ledcon.vhd" type="VHDL" type_short="VHDL">
<Options lib="work"/>
</Source>
<Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming"> <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
<Options/> <Options/>
</Source> </Source>