fpga/trashernet
1
0
Fork 0
Code Issues 7 Pull Requests 2 Releases 2 Wiki Activity

doc: Add trashernet_eth to documentation

Browse Source
This commit is contained in:
Markus Koch 2022-05-15 14:40:45 +02:00
parent 3c1c14f953
commit 7bb82a9acf
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.MD
View File

@ -5,7 +5,7 @@
Trashernet is a very trashy Ethernet stack for FPGAs written in VHDL aiming to cover all OSI layers:
* Layer 1, Physical: `trashernet_phy`
* Layer 2, Data link: `trashernet_mac`
* Layer 2, Data link: `trashernet_mac`, `trashernet_eth`
When writing it, the following were the main design philosophies: