fpga/trashernet
1
0
Fork 0
Code Issues 7 Pull Requests 2 Releases 2 Wiki Activity

mac: Refactor incorrect signal name

Browse Source
This commit is contained in:
Markus Koch 2022-01-16 13:43:55 +01:00
parent 18b4213ed0
commit 97d0905c08
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
trashernet/trashernet_mac.vhd
View File

@ -139,7 +139,7 @@ begin
signal sr : byte_vector(0 to mac_in.tx_header.mac_destination'length + mac_in.tx_header.mac_source'length + mac_in.tx_header.mac_ethertype'length - 1);
constant BIT_CNT_MAX : integer := sr'high;
signal byte_cnt : integer range 0 to BIT_CNT_MAX;
signal bit_cnt : integer range 0 to BIT_CNT_MAX;
signal crc : std_logic_vector(ETH_POLYNOMIAL'range);
signal crc_clear : std_logic;
@ -173,40 +173,40 @@ begin
if phy_out.tx_data_ack then
sr <= sr(sr'low + 1 to sr'high) & x"00";
crc_valid <= '1';
if byte_cnt /= 0 then
byte_cnt <= byte_cnt - 1;
if bit_cnt /= 0 then
bit_cnt <= bit_cnt - 1;
end if;
end if;
case tx_state is
when IDLE =>
if not phy_out.tx_active and mac_in.tx_mac_data_en then
sr(0 to 7) <= byte_vector'(0 to 6 => x"55", 7 => x"D5");
byte_cnt <= 7;
bit_cnt <= 7;
tx_state <= HEADER;
end if;
when HEADER =>
if (phy_out.tx_data_ack = '1') and (byte_cnt = 0) then -- Sync Header TX complete
if (phy_out.tx_data_ack = '1') and (bit_cnt = 0) then -- Sync Header TX complete
sr <= mac_in.tx_header.mac_destination & mac_in.tx_header.mac_source & mac_in.tx_header.mac_ethertype;
crc_valid <= '1';
byte_cnt <= BIT_CNT_MAX;
bit_cnt <= BIT_CNT_MAX;
tx_state <= DATA;
end if;
when DATA =>
if (phy_out.tx_data_ack = '1') and (byte_cnt = 0) then -- MAC Header TX complete
if (phy_out.tx_data_ack = '1') and (bit_cnt = 0) then -- MAC Header TX complete
if mac_in.tx_mac_data_en then
sr(0) <= mac_in.tx_mac_data;
mac_out.tx_mac_data_ack <= '1';
else
sr(0 to 3) <= (crc(7 downto 0), crc(15 downto 8), crc(23 downto 16), crc(31 downto 24));
byte_cnt <= 4 - 1;
bit_cnt <= 4 - 1;
tx_state <= TXCRC;
end if;
end if;
when TXCRC =>
if (phy_out.tx_data_ack = '1') and (byte_cnt = 0) then -- CRC TX complete
if (phy_out.tx_data_ack = '1') and (bit_cnt = 0) then -- CRC TX complete
tx_state <= IDLE;
end if;
end case;