PHY:TX: Improve handling of NLP timing generation #6

Closed
opened 2022-01-23 16:55:43 +01:00 by markus · 1 comment
Owner

Currently, BIT_CNT_MAX_NLP causes the bit_cnt register to be 18 bits wide. This kills our timing. Don't do that.

Currently, `BIT_CNT_MAX_NLP` causes the bit_cnt register to be 18 bits wide. This kills our timing. Don't do that.
markus added the
enhancement
label 2022-01-23 16:55:52 +01:00
markus added this to the PHY + MAC milestone 2022-01-23 16:55:55 +01:00
Author
Owner

Fixed in 075f935e12.

Fixed in 075f935e12dd7d20fe7b20331bc3bef2e10e435f.
Sign in to join this conversation.
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: fpga/trashernet#6
No description provided.