Logo
Explore Help
Sign In
electronics/trashernet-soc
1
0
Fork 0
You've already forked trashernet-soc
Code Issues Pull Requests Packages Projects Releases Wiki Activity
trashernet-soc/fpga
History
Markus Koch f21122c54b fpga: Add script to remove $asserts from netlists
For some reason, GHDL adds some (not all) asserts to the
synthesis netlist. This script removes them.
2024-11-08 15:37:15 +01:00
..
.settings
fpga: Add Sigasi / Code project
2024-09-27 14:47:45 +02:00
hdl
fpga: aps6404l device model: Print message instead of failing for out of bounds accesses
2024-11-08 10:29:07 +01:00
.gitignore
fpga: Cleanly separate build VUnit from bench VUnit
2024-08-01 21:02:32 +02:00
.library_mapping.xml
fpga: Add Sigasi / Code project
2024-09-27 14:47:45 +02:00
.project
fpga: Add Sigasi / Code project
2024-09-27 14:47:45 +02:00
constraints.pcf
fpga: Clean up clocking code
2024-08-09 14:01:16 +02:00
Makefile
fpga: Add script to remove $asserts from netlists
2024-11-08 15:37:15 +01:00
patch_asserts.sh
fpga: Add script to remove $asserts from netlists
2024-11-08 15:37:15 +01:00
run_physical.py
fpga: Add NEORV32 as alternative CPU core
2024-09-27 14:44:28 +02:00
run.py
fpga: run.py: Increase NVC heap size to simulate full 8 MB of external RAM
2024-11-08 10:31:19 +01:00
Powered by Gitea Version: 1.23.5 Page: 32ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API