This website requires JavaScript.
Explore
Help
Sign In
fpga
/
trashernet
Watch
1
Star
0
Fork
0
You've already forked trashernet
Code
Issues
7
Pull Requests
2
Releases
2
Wiki
Activity
Labels
Milestones
New Issue
5 Open
11 Closed
Label
Show archived labels
Use
alt
+
click/enter
to exclude labels
All labels
No label
bug
demo
duplicate
enhancement
feature
invalid
question
test
wontfix
Milestone
All milestones
No milestones
Open milestones
UDP <-> Serial Bridge
TCP <-> Serial Bridge
HTTP Server
Closed milestones
PHY + MAC
Pingable!
Project
All projects
No project
Author
All authors
Assignee
All assignees
No assignee
markus
Sort
Newest
Oldest
Recently updated
Least recently updated
Most commented
Least commented
Nearest due date
Farthest due date
5 Open
11 Closed
Close
Label
Clear labels
bug
demo
duplicate
enhancement
feature
invalid
question
test
wontfix
Milestone
No milestone
Open milestones
UDP <-> Serial Bridge
TCP <-> Serial Bridge
HTTP Server
Open milestones
PHY + MAC
Pingable!
Projects
Clear projects
Assignee
Clear assignees
No assignee
markus
Implement UDP <-> Serial Top Level
demo
#21
opened
2023-01-21 20:30:58 +01:00
by
markus
UDP <-> Serial Bridge
Implement UART
demo
#20
opened
2023-01-21 20:30:26 +01:00
by
markus
UDP <-> Serial Bridge
IPv4: trashernet_ipv4 doesn't support gateways
bug
#17
opened
2022-11-15 11:03:18 +01:00
by
markus
UDP <-> Serial Bridge
Implement TCP Layer (listen)
feature
#16
opened
2022-11-05 16:45:49 +01:00
by
markus
TCP <-> Serial Bridge
Implement UDP Layer
feature
#15
opened
2022-11-05 16:36:47 +01:00
by
markus
UDP <-> Serial Bridge
⚠️
ETH and IPv4prot muxing fails when two access in the same cycle
bug
#13
opened
2022-10-31 16:51:36 +01:00
by
markus
UDP <-> Serial Bridge
MAC: Calculate CRC from serial bitstream
enhancement
#1
opened
2021-08-30 13:33:49 +02:00
by
markus