Markus Koch markus
markus pushed to master at markus/micobu 2022-02-23 21:10:18 +01:00
84a00a2d7d web: Add ANSI text formatting support for the log viewer
markus pushed to master at markus/micobu 2022-02-23 20:53:31 +01:00
ee09416026 Add licensing information
markus pushed to master at fpga/trashernet 2022-02-12 13:23:55 +01:00
5c27b685dc demo: Move top level to library work
markus created branch feature/eth in fpga/trashernet 2022-02-12 13:23:12 +01:00
markus pushed to feature/eth at fpga/trashernet 2022-02-12 13:23:12 +01:00
6900a41528 wip: eth
markus pushed to feature/mac at fpga/trashernet 2022-02-12 13:21:10 +01:00
5c27b685dc demo: Move top level to library work
markus opened issue markus/micobu#5 2022-02-12 10:53:59 +01:00
Add ANSI color support to log renderer
markus opened issue markus/micobu#4 2022-02-12 10:51:28 +01:00
Sort by build time
markus opened issue fpga/trashernet#7 2022-02-04 16:39:57 +01:00
Bench: Implement Framework for MAC tests
markus pushed tag v0.1 to fpga/trashernet 2022-01-30 19:42:16 +01:00
markus released PHY + MAC proof of concept at fpga/trashernet 2022-01-30 19:42:16 +01:00
markus pushed to master at fpga/trashernet 2022-01-30 19:39:42 +01:00
6beb9c8346 demo: Remove wait state
markus pushed to feature/mac at fpga/trashernet 2022-01-30 19:39:38 +01:00
6beb9c8346 demo: Remove wait state
markus pushed to master at fpga/trashernet 2022-01-30 19:30:12 +01:00
5b54a596c1 doc: Add circuit diagram
61812c133f phy: Improve header synchronization
Compare 2 commits »
markus pushed to feature/mac at fpga/trashernet 2022-01-30 19:27:58 +01:00
5b54a596c1 doc: Add circuit diagram
markus pushed to feature/mac at fpga/trashernet 2022-01-30 19:25:57 +01:00
d838c0d9e2 doc: Add circuit diagram
markus pushed to feature/mac at fpga/trashernet 2022-01-30 19:25:26 +01:00
61812c133f phy: Improve header synchronization
markus closed issue fpga/trashernet#2 2022-01-30 18:06:55 +01:00
PHY: Don't process Manchester timing right from the start
markus commented on issue fpga/trashernet#2 2022-01-30 18:02:48 +01:00
PHY: Don't process Manchester timing right from the start

Fix in a different way in a5142f9abbb99992abe4201f3ad587159ffcb7ec.

markus pushed to feature/mac at fpga/trashernet 2022-01-30 18:01:56 +01:00
a5142f9abb des: Improve header synchronization