Block a user
b8f273c9b6
fpga: bench: Add bench to run larger programs from external RAM
9487f5c2ef
fpga: top: Refactor indentation
f21122c54b
fpga: Add script to remove $asserts from netlists
0943656548
fpga: run.py: Increase NVC heap size to simulate full 8 MB of external RAM
4ca35ca18c
fpga: aps6404l device model: Print message instead of failing for out of bounds accesses
8cf103a18d
fpga: neorv32: Disable reset of regfile
cc4b088173
fpga: ram: Use Verilog model for synthesis and VHDL for simulation
7497f1f6bb
fpga: Add Sigasi / Code project
297d340d6a
fpga: bench: Add self-checking test bench for bootrom
ba299e537b
fpga: Add NEORV32 as alternative CPU core
bb7b2a7a10
fpga: servant_ram: Rewrite in VHDL
0545769bcd
fpga: bench: Fix top level clock pin name
838a8abe7b
tools: Update flasher script to new bus layout
e7d9f391ef
fpga: Clean up clocking code
b06ccdda2a
fpga: Update UART baud rate to 250 kbaud/s
876693ca5f
fpga: uart_wb: Latch received byte to allow late retrieval of data
eddbcf5f6f
fpga: trashernet_phy_wb: Ensure LEDs blink even with constant traffic
74280fb79a
fpga: Implement single-instruction prefetching from external RAM
280b354813
fpga: aps6404l_controller: Add generic to select wrap mode
7bece90229
fpga: Cleanly separate build VUnit from bench VUnit
f0f9a1953b
fpga: Implement functional Ethernet controller
79b1153df7
env: Makefile: Add support for icetime
0209a23980
fpga: Fix clock constraint for system clock
f57b0b1054
raw_mac: Implement MAC without header field en-/decoding (only CRC + framing)
7379df7b74
phy: Improve clock accuracy at 0.5 dividers at the cost of some jitter