Logo
Explore Help
Sign In
electronics/trashernet-soc
1
0
Fork 0
You've already forked trashernet-soc
Code Issues Pull Requests Packages Projects Releases Wiki Activity
12 Commits 3 Branches 1 Tag
Commit Graph

12 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Markus Koch
0209a23980 fpga: Fix clock constraint for system clock 2024-07-23 18:52:14 +02:00
Markus Koch
23c7d0ab20 env: run.py: Remove unnecessary files from compilation for synthesis 2024-07-07 15:58:32 +02:00
Markus Koch
07bac62438 tools: Add flash.py 2024-07-07 15:35:09 +02:00
Markus Koch
e1672bb712 fpga: Test Trashernet TX 2024-07-07 15:31:41 +02:00
Markus Koch
4057f5239e sw: Add bootrom 2024-07-06 19:15:41 +02:00
Markus Koch
434a06fa70 env: Replace build script with proper Makefile 2024-07-06 19:15:20 +02:00
Markus Koch
dd7cf08b6f fpga: Continue work on full HW support 2024-07-06 19:14:39 +02:00
Markus Koch
c7caf2189b doc: Add a copy of the MPL-2.0 2024-07-06 19:06:39 +02:00
Markus Koch
b7c1286d76 fpga: Implement basic SERV SoC 2024-06-22 11:28:15 +02:00
Markus Koch
79c466ec50 Add licensing information 2024-06-02 10:30:26 +02:00
Markus Koch
2f54996271 Swap RX+ and - rev-1.0 2024-06-02 10:15:13 +02:00
Markus Koch
bdeff0d0ff Design PCB 2024-06-01 12:23:16 +02:00
Powered by Gitea Version: 1.23.5 Page: 18ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API